EEWORLDEEWORLDEEWORLD

Part Number

Search

74AHC132BQ,115

Description
IC GATE NAND 4CH 2-INP 14DHVQFN
Categorylogic    logic   
File Size617KB,17 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Download Datasheet Parametric Compare View All

74AHC132BQ,115 Overview

IC GATE NAND 4CH 2-INP 14DHVQFN

74AHC132BQ,115 Parametric

Parameter NameAttribute value
Brand NameNexperia
MakerNexperia
Parts packaging codeQFN
package instructionHVQCCN,
Contacts14
Manufacturer packaging codeSOT762-1
Reach Compliance Codecompliant
Samacsys Description74AHC(T)132 - Quad 2-input NAND Schmitt trigger@en-us
seriesAHC/VHC/H/U/V
JESD-30 codeR-PQCC-N14
JESD-609 codee4
length3 mm
Logic integrated circuit typeNAND GATE
Humidity sensitivity level1
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeHVQCCN
Package shapeRECTANGULAR
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)19.5 ns
Certification statusNot Qualified
Maximum seat height1 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width2.5 mm
Base Number Matches1
74AHC132; 74AHCT132
Quad 2-input NAND Schmitt trigger
Rev. 06 — 4 May 2009
Product data sheet
1. General description
The 74AHC132; 74AHCT132 is a high-speed Si-gate CMOS device and is pin compatible
with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard
No. 7-A.
The 74AHC132; 74AHCT132 contains four 2-input NAND gates which accept standard
input signals. They are capable of transforming slowly changing input signals into sharply
defined, jitter free output signals. The gate switches at different points for positive-going
and negative-going signals. The difference between the positive voltage V
T+
and the
negative V
T−
is defined as the hysteresis voltage V
H
.
2. Features
I
Balanced propagation delays
I
Inputs accept voltages higher than V
CC
I
Input levels:
N
For 74AHC132: CMOS level
N
For 74AHCT132: TTL level
I
ESD protection:
N
HBM EIA/JESD22-A114E exceeds 2000 V
N
MM EIA/JESD22-A115-A exceeds 200 V
N
CDM EIA/JESD22-C101C exceeds 1000 V
I
Multiple package options
I
Specified from
−40 °C
to +85
°C
and from
−40 °C
to +125
°C
3. Ordering information
Table 1.
Ordering information
Package
Temperature range Name
74AHC132
74AHC132D
74AHC132PW
74AHC132BQ
−40 °C
to +125
°C
−40 °C
to +125
°C
−40 °C
to +125
°C
SO14
TSSOP14
plastic small outline package; 14 leads;
body width 3.9 mm
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
SOT108-1
SOT402-1
SOT762-1
Description
Version
Type number
DHVQFN14 plastic dual in-line compatible thermal enhanced very
thin quad flat package; no leads; 14 terminals;
body 2.5
×
3
×
0.85 mm

74AHC132BQ,115 Related Products

74AHC132BQ,115 74AHC132PW,118 74AHC132D,118
Description IC GATE NAND 4CH 2-INP 14DHVQFN IC GATE NAND 4CH 2-INP 14TSSOP IC GATE NAND 4CH 2-INP 14SO
Brand Name Nexperia Nexperia Nexperia
Maker Nexperia Nexperia Nexperia
Parts packaging code QFN TSSOP SOIC
package instruction HVQCCN, TSSOP, SOP,
Contacts 14 14 14
Manufacturer packaging code SOT762-1 SOT402-1 SOT108-1
Reach Compliance Code compliant compliant compliant
Samacsys Description 74AHC(T)132 - Quad 2-input NAND Schmitt trigger@en-us 74AHC(T)132 - Quad 2-input NAND Schmitt trigger@en-us 74AHC(T)132 - Quad 2-input NAND Schmitt trigger@en-us
series AHC/VHC/H/U/V AHC/VHC/H/U/V AHC/VHC/H/U/V
JESD-30 code R-PQCC-N14 R-PDSO-G14 R-PDSO-G14
JESD-609 code e4 e4 e4
length 3 mm 5 mm 8.65 mm
Logic integrated circuit type NAND GATE NAND GATE NAND GATE
Humidity sensitivity level 1 1 1
Number of functions 4 4 4
Number of entries 2 2 2
Number of terminals 14 14 14
Maximum operating temperature 125 °C 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code HVQCCN TSSOP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE
Peak Reflow Temperature (Celsius) 260 260 260
propagation delay (tpd) 19.5 ns 19.5 ns 19.5 ns
Certification status Not Qualified Not Qualified Not Qualified
Maximum seat height 1 mm 1.1 mm 1.75 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 2 V 2 V 2 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V
surface mount YES YES YES
technology CMOS CMOS CMOS
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form NO LEAD GULL WING GULL WING
Terminal pitch 0.5 mm 0.65 mm 1.27 mm
Terminal location QUAD DUAL DUAL
Maximum time at peak reflow temperature 30 30 30
width 2.5 mm 4.4 mm 3.9 mm
Base Number Matches 1 1 1
Is it Rohs certified? - conform to conform to
Later I found out that my prestige was negative even though I registered so early.
It seems that I will have to visit the forum more often and learn more in the future!...
cmj201003 Talking
Multisim simulation feels that the waveform is not right
Why isn’t the highest voltage of the waveform 27V? The lowest voltage should be 27-12V (regulated voltage) = 15V? [/font][/backcolor][/color] [color=#333333][backcolor=rgb(222, 240, 251)][font="] [/fo...
stm32f103vct6 Power technology
How can I define a variable in a C program whose address I know?
How can I define a variable in a C program whose address I know? What are the methods?...
ssky Analogue and Mixed Signal
Infrared Coding Research
[b][/b]As shown in the figure, timed speed measurement is performed on two lanes. The time difference is obtained by the vehicle cutting off the two sets of horizontally placed infrared beams. Then th...
zln898190894 Sensor
PCB Layout Guide
[color=rgb(0,0,0)][font=TimesNewRomanPSMT][size=11pt]1. General Rules1.1 Pre-divide the digital, analog, and DAA signal routing areas on the PCB board. 1.2 Digital and analog components and correspond...
ohahaha PCB Design
How to learn network technology well? Aiming at hackers
How to learn network technology well? How to learn network technology well? How to learn step by step with the goal of becoming a hacker? It is best to list the things that should be learned from bott...
pangzy8 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1175  1201  2285  764  1278  24  25  46  16  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号