74AHC132PW,118 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74AHC132PW,118

74AHC132PW,118: DescriptionIC GATE NAND 4CH 2-INP 14TSSOP; Categorylogic logic; File Size617KB，17 Pages; ManufacturerNexperia; Websitehttps://www.nexperia.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74AHC132PW,118 Overview

IC GATE NAND 4CH 2-INP 14TSSOP

74AHC132PW,118 Parametric

Parameter Name	Attribute value
Brand Name	Nexperia
Is it Rohs certified?	conform to
Maker	Nexperia
Parts packaging code	TSSOP
package instruction	TSSOP,
Contacts	14
Manufacturer packaging code	SOT402-1
Reach Compliance Code	compliant
Factory Lead Time	4 weeks
Samacsys Description	74AHC(T)132 - Quad 2-input NAND Schmitt trigger@en-us
series	AHC/VHC/H/U/V
JESD-30 code	R-PDSO-G14
JESD-609 code	e4
length	5 mm
Logic integrated circuit type	NAND GATE
Humidity sensitivity level	1
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
propagation delay (tpd)	19.5 ns
Certification status	Not Qualified
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	4.4 mm
Base Number Matches	1

Preview

Download Datasheet

View All

74AHC132; 74AHCT132

Quad 2-input NAND Schmitt trigger

Rev. 06 — 4 May 2009

Product data sheet

1. General description

The 74AHC132; 74AHCT132 is a high-speed Si-gate CMOS device and is pin compatible

with Low-power Schottky TTL (LSTTL). It is speciﬁed in compliance with JEDEC standard

No. 7-A.

The 74AHC132; 74AHCT132 contains four 2-input NAND gates which accept standard

input signals. They are capable of transforming slowly changing input signals into sharply

deﬁned, jitter free output signals. The gate switches at different points for positive-going

and negative-going signals. The difference between the positive voltage V

T+

and the

negative V

T−

is deﬁned as the hysteresis voltage V

2. Features

Balanced propagation delays

Inputs accept voltages higher than V

Input levels:

For 74AHC132: CMOS level

For 74AHCT132: TTL level

ESD protection:

HBM EIA/JESD22-A114E exceeds 2000 V

MM EIA/JESD22-A115-A exceeds 200 V

CDM EIA/JESD22-C101C exceeds 1000 V

Multiple package options

Speciﬁed from

−40 °C

to +85

°C

and from

−40 °C

to +125

°C

3. Ordering information

Table 1.

Ordering information

Package

Temperature range Name

74AHC132

74AHC132D

74AHC132PW

74AHC132BQ

−40 °C

to +125

°C

−40 °C

to +125

°C

−40 °C

to +125

°C

SO14

TSSOP14

plastic small outline package; 14 leads;

body width 3.9 mm

plastic thin shrink small outline package; 14 leads;

body width 4.4 mm

SOT108-1

SOT402-1

SOT762-1

Description

Version

Type number

DHVQFN14 plastic dual in-line compatible thermal enhanced very

thin quad ﬂat package; no leads; 14 terminals;

body 2.5

0.85 mm

74AHC132PW,118 Related Products

	74AHC132PW,118	74AHC132BQ,115	74AHC132D,118
Description	IC GATE NAND 4CH 2-INP 14TSSOP	IC GATE NAND 4CH 2-INP 14DHVQFN	IC GATE NAND 4CH 2-INP 14SO
Brand Name	Nexperia	Nexperia	Nexperia
Maker	Nexperia	Nexperia	Nexperia
Parts packaging code	TSSOP	QFN	SOIC
package instruction	TSSOP,	HVQCCN,	SOP,
Contacts	14	14	14
Manufacturer packaging code	SOT402-1	SOT762-1	SOT108-1
Reach Compliance Code	compliant	compliant	compliant
Samacsys Description	74AHC(T)132 - Quad 2-input NAND Schmitt trigger@en-us	74AHC(T)132 - Quad 2-input NAND Schmitt trigger@en-us	74AHC(T)132 - Quad 2-input NAND Schmitt trigger@en-us
series	AHC/VHC/H/U/V	AHC/VHC/H/U/V	AHC/VHC/H/U/V
JESD-30 code	R-PDSO-G14	R-PQCC-N14	R-PDSO-G14
JESD-609 code	e4	e4	e4
length	5 mm	3 mm	8.65 mm
Logic integrated circuit type	NAND GATE	NAND GATE	NAND GATE
Humidity sensitivity level	1	1	1
Number of functions	4	4	4
Number of entries	2	2	2
Number of terminals	14	14	14
Maximum operating temperature	125 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	HVQCCN	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260	260	260
propagation delay (tpd)	19.5 ns	19.5 ns	19.5 ns
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.1 mm	1 mm	1.75 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	2 V	2 V	2 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	NO LEAD	GULL WING
Terminal pitch	0.65 mm	0.5 mm	1.27 mm
Terminal location	DUAL	QUAD	DUAL
Maximum time at peak reflow temperature	30	30	30
width	4.4 mm	2.5 mm	3.9 mm
Base Number Matches	1	1	1
Is it Rohs certified?	conform to	-	conform to

Recommended Resources

Determining the prerequisites for successful circuit board design

Minimum system interface circuit based on AT89C52 microcontroller

sound control circuit

Street light power saving control circuit

Steering control of single-phase motor converted from three-phase motor＿2

MG45 photoresistor parameter table

Analysis of Linux Kernel IP Queue Mechanism (Part 3) - Analysis of ip_queue Kernel Module: Preface This article and three others will analyze the IP Queue mechanism from user-mode applications to kernel-mode module programming. The titles of the three articles are: Analysis of the Linux Ker...; fish001 Linux and Android

Why does the transistor loss in the OCL circuit increase with increasing frequency?: The circuit is shown in the figure. The front-stage transistors of the OCL circuit are: NPN-PBSS8110Y, PNP-PBSS9110Y. The models of the rear-stage transistors are: NPN-NSS1C301ET4G, PNP-NSS1C300ET4G. ...; 咖啡不加冰 Analog electronics

[Ask] SuperIO watchdog issue: I am working on the software side of a hardware project and now I have a problem that I would like to ask for a solution. A motherboard is connected to an MCU, which controls the voltage regulation or...; fengboning Embedded System

DCDC ripple experiment: Notes on using an oscilloscope to test rippleMeasure using the AC coupling mode of the oscilloscopeBecause the oscilloscope head cover is easy to introduce noise, the probe head cover must be removed ...; 灞波儿奔 Analogue and Mixed Signal

Solution to the problem of automatic restart of the target board when debugging the UP-TECH2410 board with JLINK: The problem is this: About a month ago, I built a S3C2410 project on IAR6.1. I have two boards, one FS2410 board from Youlong and two UP-TECH2410 boards from Broadcom. There are two debuggers for that...; zsjalive Integrated technical exchanges

Help! FPGA 1.2V short circuit to ground: [color=#666666][font=arial, 宋体]I soldered a board myself. It was running fine, but suddenly the program configuration failed. I measured and found that the 1.2V would short-circuit as soon as it was p...; 鹰翔寰宇不会变 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components