ICS343 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > ICS343

Preview

ICS343: DescriptionField Programmable Triple Output SS VersaClock Synthesizer; File Size96KB，7 Pages; ManufacturerISSI(Integrated Silicon Solution Inc.); Websitehttp://www.issi.com/

Download Datasheet Compare View All

ICS343 Overview

Field Programmable Triple Output SS VersaClock Synthesizer

Preview

Download Datasheet

View All

ICS343

Field Programmable Triple Output SS VersaClock Synthesizer

Description

The ICS343 is a low cost, triple-output, field program-

mable clock synthesizer. The ICS343 can generate

three output frequencies from 250 kHz to 200 MHz,

using up to three independently configurable PLLs.

The outputs may employ Spread Spectrum techniques

to reduce system electro-magnetic interference (EMI).

Using ICS’ VersaClock™ software to configure the PLL

and output, the ICS343 contains a One-Time Program-

mable (OTP) ROM to allow field programmability. Using

Phase-Locked Loop (PLL) techniques, the device runs

from a standard fundamental mode, inexpensive crys-

tal, or clock. It can replace multiple crystals and oscilla-

tors, saving board space and cost.

The device also has a power down feature that

tri-states the clock outputs and turns off the PLLs when

the PDTS pin is taken low.

The ICS343 is also available in factory-programmed

custom versions for high-volume applications.

Features

•

8-pin SOIC package

•

Highly accurate frequency generation

•

M/N Multiplier PLL: M = 1...2048, N = 1...1024

•

Output clock frequencies up to 200 MHz

•

Spread spectrum capability for lower system EMI

•

Center or Down Spread up to 4% total

•

Selectable 32 kHz or 120 kHz modulation

•

Input crystal frequency from 5 to 27 MHz

•

Input clock frequency from 2 to 50 MHz

•

Operating voltage of 3.3 V, using advanced, low

•

power CMOS process

For one output clock, use the ICS341. For two output

clocks, see the ICS342. For more than three outputs,

see the ICS345 or ICS348.

Available in Pb (lead) free packaging

Block Diagram

VDD

OTP ROM

with PLL

Divider

Values

Crystal or

clock input

X1/ICLK

Crystal

Oscillator

External capacitors are

required with a crystal input.

CLK1

PLL Clock Synthesis,

Spred Spectrum and

Control Circuitry

CLK2

CLK3

GND

PDTS (both outputs and PLL)

MDS 343 F

Integrated Circuit Systems, Inc.

●

525 Race Street, San Jose, CA 95126

●

Revision 090704

tel (408) 297-1201

●

www.icst.com

ICS343 Related Products

	ICS343	ICS343MIP	ICS343MLF	ICS343MP
Description	Field Programmable Triple Output SS VersaClock Synthesizer	Field Programmable Triple Output SS VersaClock Synthesizer	Field Programmable Triple Output SS VersaClock Synthesizer	Field Programmable Triple Output SS VersaClock Synthesizer

Recommended Resources

A stepper motor and its driving principle circuit diagram

Circuit 2 to prevent reverse polarity of DC power supply

Power supply wrong protection circuit

Temperature control system circuit diagram of IC temperature sensor

Bridge drive circuit

Hard disk control circuit and original program

Question + MSP430 LaunchPad emulator: Is it necessary to buy an emulator to learn MSP430 LaunchPad?...; 强仔00001 Microcontroller MCU

MTK6225 mobile phone development board (with source code): MTK6225 mobile phone development board (including source code) If you are interested, please contact Qq: 296662705 Hardware features: 1. CPU: mtk6225 2. TFLASH card interface 3. 176X220 2.6-inch TFT L...; songtl Embedded System

TMS320C6748_UART(2) - Initialization Configuration: 1. UART structure　　UART2 input clock is PLL1_SYSCLK2, PLL1_SYSCLK2 is PLL1_SYSCLK1 divided by 2, the frequency of PLL1_SYSCLK1 is 456MHz by default, the PLL clock tree is as shown in the figure:(Guide...; fish001 DSP and ARM Processors

[Share] 12 golden rules for success before the age of 35: 12 golden rules for success before age 35Chapter 1: A goal? For a ship without a sailing goal, any wind from any direction is a headwind. 1. The first reason why you are poor is that you have not set ...; SuperStar515 Talking

The basic working principle of the hydraulic brake system using hydroforming technology: [i=s]This post was last edited by Xingdiyuan Machinery on 2019-8-6 14:28[/i]Speed has given cars new life, but today, our cars still cannot reach the ultimate speed. Why is this? With current technolo...; 兴迪源机械 Industrial Control Electronics

Question E, please enter: [i=s] This post was last edited by paulhyde on 2014-9-15 09:30 [/i] Let's discuss and communicate..............; 蝴蝶好小子 Electronics Design Contest

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components