EEWORLDEEWORLDEEWORLD

Part Number

Search

Q4.0-MQ1-S-5/50-T2-LF

Description
Series - Fundamental Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size3MB,2 Pages
ManufacturerJauch
Websitehttp://www.jauchusa.com/
Environmental Compliance
Download Datasheet Parametric View All

Q4.0-MQ1-S-5/50-T2-LF Overview

Series - Fundamental Quartz Crystal,

Q4.0-MQ1-S-5/50-T2-LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instructionUM-1, 2 PIN
Reach Compliance Codecompli
Other featuresAT-CUT
Ageing3 PPM/FIRST YEAR
Crystal/Resonator TypeSERIES - FUNDAMENTAL
Drive level100 µW
frequency stability0.005%
frequency tolerance5 ppm
JESD-609 codee3/e4
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency5 MHz
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
physical sizeL7.9XB3.3XH8.0 (mm)/L0.311XB0.13XH0.315 (inch)
Series resistance40 Ω
surface mountNO
Terminal surfaceTIN/GOLD
Base Number Matches1
Quartz Crystal · MQ1 (UM-1)
- Pin Type Crystal, 7.9 x 3.3 mm
- high frequency stability
- wave soldering temperature: 260 °C max.
- package height 8.0 mm max.
actual size
2011/65/EC
RoHS
RoHS compliant
Pb free
REACH
compliant
Conflict
mineral free
GENERAL DATA
TYPE
frequency range
MQ1 (UM-1)
0.9216 / 1.0 MHz*
4.00 ~ 40.0 MHz
20.0 ~ 105.0 MHz
50.0 ~ 175.0 MHz
70.0 ~ 250.0 MHz
frequency tolerance at 25 °C
load capacitance C
L
shunt capacitance C
O
storage temperature
drive level max.
aging
* other frequencies upon request
ESR (SERIES RESISTANCE RS)
frequency
in MHz
0.92 / 1.000
4.00 ~ 4.9999
5.00 ~ 9.9999
10.0 ~ 14.999
15.0 ~ 40.000
20.0 ~ 49.999
50.0 ~ 105.00
50.0 ~ 175.00
70.0 ~ 119.99
120.0 ~ 250.00
vibration
mode
fund. - SL
fund. - AT
fund. - AT
fund. - AT
fund. - AT
3rd OT - AT
3rd OT - AT
5th OT - AT
7th OT - AT
7th OT - AT
ESR max.
in ½
3000
150
80
40
30
80
60
150
200
180
ESR typ.
in ½
800
80
40
20
15
40
30
80
150
120
(fund. SL-cut)
(fund. AT-cut)
(3rd OT AT-cut)
(5th OT AT-cut)
(7th OT AT-cut)
±5 ppm ~ ±30 ppm
8 pF ~ 32 pF or series
< 7 pF
-55 °C ~ +125 °C
500 µW (100 µW recommended)
< ±3 ppm first year
DIMENSIONS
TABLE 1: FREQUENCY STABILITY VS. TEMPERATURE
±3
ppm
8.0 max.
12.7 min.
3.3
±0.1
±5
ppm
±10
ppm
±30
ppm
±50
ppm
±100
ppm
0 °C ~ +60 °C
-20 °C ~ +70 °C STD.
-40 °C ~ +85 °C T1
-40 °C ~ +90 °C T4
-40 °C ~ +105 °C T2
-40 °C ~ +125 °C T3
-10 °C ~ +60 °C SL
in mm
-20 °C ~ +70 °C SL
standard
available
3.75
±0.1
6.9
±0.1
ORDER INFORMATION
Q
0.35
±0.02
frequency
type
load capacitance
in pF
8 pF ~ 32 pF
S for series
7.9
±0.1
tolerance at
25 °C
±5 ppm ~ ±30 ppm
±50 ppm for SL-cut
±30 ppm std.
stability vs.
temp. range
see table 1
±100 ppm
for SL-cut
blank =
T1 =
T2 =
T3 =
T4 =
FU =
3OT =
5OT =
7OT =
MP =
LL =
PT =
option
-20 °C ~ +70 °C
-40 °C ~ +85 °C
-40 °C ~ +105 °C
-40 °C ~ +125 °C
-40 °C ~ +90 °C
for fundamental frequencies ≥ 20 MHz
3rd overtone
5th overtone
7th overtone
middle pin
lead length in mm
plastic tray
Quartz 0.9216 ~ 250.0 MHz MQ1
Example: Q 30.0-MQ1-30-30/50-FU
(Suffix LF = RoHS compliant / Pb free pins)
25032019
Jauch Quartz GmbH • e-mail: info@jauch.de • full data can bedata can be found under:
full found under: www.jauch.com
info@jauch.com
All specifications are subject to change without notice
www.jauch.de | www.jauch.co.uk | www.jauch.fr | www.jauchusa.com
Can PADS set routing rules for certain areas?
Ask for advice....
kata PCB Design
Select embedded system architecture, please advise
I am working on server maintenance cards. I am currently using a 2440+FPGA architecture, and the FPGA I use is the spartan3a series of xilinux. I am considering upgrading. I am currently considering u...
swear115 ARM Technology
What should a novice do if he wants to participate in electrical design competitions?
I am a freshman. After learning about electrical design, I found that I need to design circuits, especially filtering. How should a novice start and how can I learn systematically?...
44444444444444 Electronics Design Contest
Using in-system programmable devices to implement power management and monitoring
The in-system programmable power management chip (ispPAC Power Manager) is the industry's first mixed-signal programmable logic device (PLD). It contains in-system programmable analog and logic blocks...
zbz0529 Power technology
This year's electronic design discussion, the design and production of dual-channel low-frequency signal generation and analyzer (Topic E)
[align=center][b]Design and production of dual-channel low-frequency signal generator and analyzer ([/b][b]E[/b][b]Question) [/b][/align][align=center][Undergraduate question][/align][align=left][b]I....
ruisiwu DSP and ARM Processors
【Nucleo Experience】+ (EX07) MFRC522 Driver
I have a MFRC522 board in hand, and I found the example code on the MBED website, so I want to try to see if the example code is available! [/size] The pinout of MFRC522 board is as follows:The hardwa...
slotg stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2824  1250  1450  564  415  57  26  30  12  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号