EEWORLDEEWORLDEEWORLD

Part Number

Search

530KA150M000DG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components    oscillator   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530KA150M000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
530KA150M000DG - - View Buy Now

530KA150M000DG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530KA150M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codecompliant
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency945 MHz
Minimum operating frequency10 MHz
Nominal operating frequency150 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply1.8 V
Certification statusNot Qualified
longest rise time0.35 ns
Maximum slew rate108 mA
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
FPGA/CPLD File Size and Format
[b][color=rgb(51, 51, 51)][size=14px]I use a programmer to read information from two chips, one 2M and one 64M. The online system can be upgraded. [/size][/color][font=Helvetica Neue, Helvetica, Arial...
lingjuxueyi FPGA/CPLD
Based on VC2005+PPC2003, DC draws graphics with double buffering
I created a single-document MFC project in VC2005. The project was to read map data and then draw it to the screen through DC. However, when dragging the map, the screen would refresh, i.e. it would f...
hxje_12 Embedded System
About reliability testing and PCBA non-destructive analysis
Yitong Testing Technology Co., Ltd. (TTS) is a professional testing organization engaged in testing, inspection and verification of industrial and consumer products with a third-party impartial status...
shaozi0501 Mobile and portable
TI experts give lectures: 8 common misconceptions about AC drives
[i=s]This post was last edited by qwqwqw2088 on 2014-7-14 12:03[/i] [p=25, 2, left][backcolor=rgb(255, 255, 255)][size=14px][color=#000000]Author: Joe DeNicholas Texas Instruments[/color][/size][/back...
qwqwqw2088 Analogue and Mixed Signal
What is the difference between crossover network cable, crossover serial cable and non-crossover cable?
What is the difference between a crossover network cable, a crossover serial port cable, and a non-crossover network cable? When I was learning about network cable downloads, I saw crossover network c...
xiaominthere ARM Technology
Timer interrupt and external interrupt
void init() { TMOD=0x01; TH0=(65536-50000)/256; TL0=(65536-50000)%256; EA=1; IT0=1; EX0=1; IT1=1; EX1=1; ET0 =1; TR0=1; } void main() {. . . } void time0() interrupt 1 { TH0=(65536-50000)/256; TL0=(65...
清~~ 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1776  924  2307  292  2755  36  19  47  6  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号