EEWORLDEEWORLDEEWORLD

Part Number

Search

XCV405E-8BG900C

Description
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
File Size852KB,116 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet View All

XCV405E-8BG900C Overview

Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays

0
R
Virtex™-E 1.8 V Extended Memory
Field Programmable Gate Arrays
0
0
DS025-1 (v1.5) July 17, 2002
Production Product Specification
Features
Fast, Extended Block RAM, 1.8 V FPGA Family
- 560 Kb and 1,120 Kb embedded block RAM
- 130 MHz internal performance (four LUT levels)
- PCI compliant 3.3 V, 32/64-bit, 33/66-MHz
Sophisticated SelectRAM+™ Memory Hierarchy
- 294 Kb of internal configurable distributed RAM
- Up to 1,120 Kb of synchronous internal block RAM
- True Dual-Port block RAM
- Memory bandwidth up to 2.24 Tb/s (equivalent
bandwidth of over 100 RAMBUS channels)
- Designed for high-performance Interfaces to
external memories
·
200 MHz ZBT* SRAMs
·
200 Mb/s DDR SDRAMs
Highly Flexible SelectIO+™ Technology
- Supports 20 high-performance interface standards
- Up to 556 singled-ended I/Os or up to 201
differential I/O pairs for an aggregate bandwidth of
>100 Gb/s
Complete Industry-Standard Differential Signalling
Support
- LVDS (622 Mb/s), BLVDS (Bus LVDS), LVPECL
- Al I/O signals can be input, output, or bi-directional
* ZBT is a trademark of Integrated Device Technology, Inc.
-
LVPECL and LVDS clock inputs for 300+ MHz
clocks
Proprietary High-Performance SelectLink™
Technology
- 80 Gb/s chip-to-chip communication link
- Support for Double Data Rate (DDR) interface
- Web-based HDL generation methodology
Eight Fully Digital Delay-Locked Loops (DLLs)
IEEE 1149.1 boundary-scan logic
Supported by Xilinx Foundation Series™ and Alliance
Series™ Development Systems
- Internet Team Design (Xilinx iTD™) tool ideal for
million-plus gate density designs
- Wide selection of PC or workstation platforms
SRAM-based In-System Configuration
- Unlimited re-programmability
Advanced Packaging Options
- 1.0 mm FG676 and FG900
- 1.27 mm BG560
0.18
µm
6-layer Metal Process with Copper
Interconnect
100% Factory Tested
Introduction
The Virtex™-E Extended Memory (Virtex-EM) family of
FPGAs is an extension of the highly successful Virtex-E
family architecture. The Virtex-EM family (devices shown in
Table 1)
includes all of the features of Virtex-E, plus addi-
tional block RAM, useful for applications such as network
switches and high-performance video graphic systems.
Xilinx developed the Virtex-EM product family to enable
customers to design systems requiring high memory band-
width, such as 160 Gb/s network switches. Unlike traditional
ASIC devices, this family also supports fast time-to-market
delivery, because the development engineering is already
completed. Just complete the design and program the
device. There is no NRE, no silicon production cycles, and no
additional delays for design re-work. In addition, designers
can update the design over a network at any time, providing
product upgrades or updates to customers even sooner.
The Virtex-EM family is the result of more than fifteen years
of FPGA design experience. Xilinx has a history of support-
ing customer applications by providing the highest level of
logic, RAM, and features available in the industry. The Vir-
tex-EM family, first FPGAs to deploy copper interconnect,
offers the performance and high memory bandwidth for
advanced system integration without the initial investment,
long development cycles, and inventory risk expected in tra-
ditional ASIC development.
© 2000-2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS025-1 (v1.5) July 17, 2002
Production Product Specification
www.xilinx.com
1-800-255-7778
Module 1 of 4
1
[Seeking advice] Errors when using vga to display images on DE1_soc
[i=s]This post was last edited by benfangchun on 2017-3-30 14:43[/i] [font=宋体]Hello experts, I need to use DE1-soc to display the picture given in the routine on the monitor. The following error occur...
benfangchun FPGA/CPLD
I would like to ask, in the Keil environment, when defining a pointer variable to an off-chip RAM and performing a write operation, a strange error occurs. I would like to ask for your valuable advice!
I want to ask, in Keil, when defining a pointer variable to an off-chip RAM and performing a write operation, a strange error occurs. For example, 0x0000-0x4000 is an off-chip RAM space. int *i; i=0x2...
houge Embedded System
Protect outdoor cameras from extreme weather with a temperature switch
Outdoor cameras play an important role in security applications, so whether they are located in tropical or arctic climates, or in climates with extreme daily temperature differences, it is necessary ...
alan000345 TI Technology Forum
FPGA basic knowledge learning
[local]1[/local]...
an_STAR FPGA/CPLD
ATMEGA8-16PU
Help, does anyone have Chinese information about ATMEG8-16PU? Please provide a copy, thank you....
gxgllzh123 Microchip MCU
[Video sharing] MSP430 smart socket - let you know the energy consumption of electrical appliances at a glance
Introduction : Do you want to know how much electricity your home appliances use? Do you want to know the energy consumption of your laptop when it is working and in sleep mode? This video shows you t...
德州仪器_视频 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 675  562  1491  734  2236  14  12  31  15  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号