FK Series Crystal Clock Oscillator (XO)
3.2 x 2.5mm
1.8V CMOS Low Jitter XO
FK
3.2 x 2.5mm Ceramic SMD
Package:
Recommended Land Pattern:
Product Features
•1
to 156.25 MHz Frequency Range
•<1
ps RMS jitter
•1.8V
CMOS compatible logic levels
•Designed
for standard reflow and washing
techniques
•Low
power standby mode
•Pb-free
and RoHS/Green compliant
CREATED USING CADSTD LITE FREEWARE FROM WWW.CADSTD.COM. NON-COMMERCIAL USE ONLY.
Pin Functions:
Pin
Function
Product Description
The FK Series 1.8V crystal clock oscillator
achieves superb stability and low power
consumption over a broad range of operating
conditions and frequencies. The low jitter
output clock signal, generated internally with
a non-PLL oscillator design, is compatible with
LVCMOS logic levels. The device, available on
tape and reel, is contained in a 3.2 x 2.5mm
surface-mount ceramic package.
CREATED USING CADSTD LITE FREEWARE FROM WWW.CADSTD.COM. NON-COMMERCIAL USE ONLY.
1
2
3
4
OE
Ground
Clock Output
V
DD
Applications
Ideal for compact, high-density applications
requiring low power or tight stability, including:
•Network
adapter cards
•Portable
Multimedia Devices
•Hard
Disk Drives
•GPS/Navigation
•Bluetooth
•802.11a/b/g
WiFi
Part Ordering Information:
UM XXX YYYY
FK
YYYY = Specification½Code
XXX = Frequency½Code
Product½Family
SaRonix-eCera™ is a Pericom® Semiconductor company • US: +1-408-435-0800 TW: +886-3-4518888
• www.saronix-ecera.com
15-0086
All specifications are subject to change without notice.
FK 1.8V REV2015
1
1.8V CMOS Low Jitter XO
FK
FK Series Crystal Clock Oscillator (XO)
3.2 x 2.5mm
Electrical Performance
Parameter
Min.
Typ.
Max.
Units
Notes
Output Frequency
Supply Voltage
1
1.62
1.8
156.25
1.98
4
7
10
20
10
±20 to ±50
MHz
V
As specified
1 to 36 MHz
Supply Current, Output Enabled
mA
36 to 50 MHz
50 to 70 MHz
70 to 156.25 MHz
Output Hi-Z
See Note 1 below
Commercial (standard)
Industrial (standard)
Supply Current, Standby Mode
Frequency Stability
Operating Temperature Range
Output Logic 0, V
OL
Output Logic 1, V
OH
Output Load
Duty Cycle
Rise and Fall Time
Jitter, Phase
Jitter,
Accumulated
Jitter,
Total
1 to 156.25 MHz
up to 75 MHz
75 to 156.25 MHz
up to 75 MHz
75 to 156.25 MHz
45
90% V
DD
-20
-40
µA
ppm
°C
V
V
pF
%
ns
ps RMS (1-σ)
ps RMS (1-σ)
ps pk-pk
+70
+85
10% V
DD
15
55
5
1
5
3
50
30
Measured 50% V
DD
Measured 10/90% of waveform
12kHz to 20 MHz frequency band
20.000 adjacent periods
100.000 random periods
Notes:
1. Stability includes all combinations of operating temperature, load changes, rated input (supply) voltage changes, initial calibration tolerance (25°C),
aging (1 year at 25°C average effective ambient temperature), shock and vibration.
2. For specifications othere than those listed, please contact sales.
Output Enable / Disable Function
Parameter
Min.
Typ.
Max.
Units
Notes
Input Voltage (pin 1), Output Enable
Input Voltage (pin 1), Output Disable (low power standby)
Internal Pullup Resistance
Output Disable Delay
Output Enable Delay
0.7 V
DD
0.3 V
DD
50
200
10
V
V
kΩ
ns
ms
or open
Output is Hi-Z
Absolute Maximum Ratings
Parameter
Min.
Typ.
Max.
Units
Notes
Storage Temperature
For the latest product information visit:
For test circuit go to:
-55
+125
°C
http://www.pericom.com/products/timing/oscillators/FK1.8/
http://www.pericom.com/pdf/sre/tc_hcmos2.pdf
For soldering reflow profile and reliability test ratings go to:
http://www.pericom.com/pdf/sre/reflow.pdf
For tape and reel information go to:
http://www.pericom.com/pdf/sre/tr_3225_xo.pdf
SaRonix-eCera™ is a Pericom® Semiconductor company • US: +1-408-435-0800 TW: +886-3-4518888
• www.saronix-ecera.com
15-0086
All specifications are subject to change without notice.
FK 1.8V REV2015
2
Talking
京公网安备 11010802033920号
EEWORLD
