datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > storage> WF512K32N-90G4TC5A
PDF
Preview

WF512K32N-90G4TC5A

Description
512K X 32 FLASH 5V PROM MODULE, 90 ns, CPGA66
Categorystorage   
File Size503KB，16 Pages
ManufacturerWhite Electronic Designs Corporation
Websitehttp://www.wedc.com/
Download Datasheet Parametric View All

WF512K32N-90G4TC5A Overview

512K X 32 FLASH 5V PROM MODULE, 90 ns, CPGA66

WF512K32N-90G4TC5A Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals66
Minimum operating temperature-55 Cel
Maximum operating temperature125 Cel
Rated supply voltage5 V
Minimum supply/operating voltage4.5 V
Maximum supply/operating voltage5.5 V
Processing package description1.075 X 1.075 INCH, HERMETIC SEALED, CERAMIC, HIP-66
stateTransferred
ypeNOR TYPE
sub_categoryFlash Memories
ccess_time_max90 ns
data_pollingYES
jesd_30_codeS-CPGA-P66
jesd_609_codee0
storage density1.68E7 bi
Memory IC typeFLASH MODULE
Spare memory width16
moisture_sensitivity_levelNOT SPECIFIED
umber_of_sectors_size32
Number of digits524288 words
Number of digits512K
operating modeASYNCHRONOUS
organize512KX32
Packaging MaterialsCERAMIC, METAL-SEALED COFIRED
ckage_codePGA
ckage_equivalence_codePGA66,11X11
packaging shapeSQUARE
Package SizeGRID ARRAY
serial parallelPARALLEL
eak_reflow_temperature__cel_NOT SPECIFIED
wer_supplies__v_5
gramming_voltage__v_5
qualification_statusCOMMERCIAL
screening_level38535Q/M;38534H;883B
seated_height_max4.6 mm
sector_size__words_16K
standby_current_max0.0065 Am
Maximum supply voltage0.2400 Am
surface mountNO
CraftsmanshipCMOS
Temperature levelMILITARY
terminal coatingTIN LEAD
Terminal formPIN/PEG
Terminal spacing2.54 mm
Terminal locationPERPENDICULAR
ime_peak_reflow_temperature_max__s_NOT SPECIFIED
ggle_biNO
length27.3 mm
width27.3 mm
dditional_featureUSER CONFIGURABLE AS 2M X 8

WF512K32N-90G4TC5A Preview

White Electronic Designs
WF512K32-XXX5
512Kx32 5V FLASH MODULE, SMD 5962-94612
FEATURES
Access Times of 60, 70, 90, 120, 150ns
Packaging
•
•
•
•
•
66 pin, PGA Type, 1.075" square, Hermetic
Ceramic HIP (Package 400
(1)
).
68 lead, 40mm, Low Capacitance Hermetic
CQFP (Package 501)
1
68 lead, 40mm, Low Profile 3.5mm (0.140"),
CQFP (Package 502)
1
68 lead, 22.4mm (0.880") Low Profile CQFP
(G2U) 3.5mm (0.140") high, (Package 510)
1
68 lead, 22.4mm (0.880") CQFP (G2L) 5.08mm
(0.200") high, Package (528)
Commercial, Industrial and Military Temperature
Ranges
5 Volt Programming. 5V ± 10% Supply.
Low Power CMOS, 6.5mA Standby
Embedded Erase and Program Algorithms
TTL Compatible Inputs and CMOS Outputs
Built-in Decoupling Caps for Low Noise Operation
Page Program Operation and Internal Program
Control Time
Weight
WF512K32 - XG2UX5 - 8 grams typical
WF512K32N - XH1X5 - 13 grams typical
WF512K32 - XG4TX5
1
- 20 grams typical
WF512K32-XG2LX5 - 8 grams typical
* This product is subject to change without notice.
Note 1: Package Not Recommended for New Design
See Flash Programming Application Note 4M5 for algorithms.
1,000,000 Erase/Program Cycles Minimum
Sector Architecture
•
•
8 equal size sectors of 64KBytes each
Any combination of sectors can be concurrently
erased. Also supports full chip erase
Organized as 512Kx32
FIGURE 1 – PIN CONFIGURATION FOR WF512K32N-XH1X5
Top View
1
I/O
8
I/O
9
I/O
10
A
14
A
16
A
11
A
0
A
18
I/O
0
I/O
1
I/O
2
11
22
12
WE
2
#
CS
2
#
GND
I/O
11
A
10
A
9
A
15
V
CC
CS
1
#
NC
I/O
3
33
23
I/O
15
I/O
14
I/O
13
I/O
12
OE#
A
17
WE
1
#
I/O
7
I/O
6
I/O
5
I/O
4
I/O
24
I/O
25
I/O
26
A
7
A
12
NC
A
13
A
8
I/O
16
I/O
17
I/O
18
44
34
V
CC
CS
4
#
WE
4
#
I/O
27
A
4
A
5
A
6
WE
3
#
CS
3
#
GND
I/O
19
55
45
I/O
31
I/O
30
I/O
29
I/O
28
A
1
A
2
56
Pin Description
I/O
0-31
A
0-18
WE
1-4
#
CS
1-4
#
OE#
V
CC
GND
NC
Data Inputs/Outputs
Address Inputs
Write Enables
Chip Selects
Output Enable
Power Supply
Ground
Not Connected
Block Diagram
A
3
WE
1
# CS
1
#
WE
2
# CS
2
#
WE
3
# CS
3
#
WE
4
# CS
4
#
I/O
23
I/O
22
I/O
21
OE#
A
0-18
512K x 8
512K x 8
512K x 8
512K x 8
8
8
8
8
I/O
20
66
I/O
0-7
I/O
8-15
I/O
16-23
I/O
24-31
March 2006
Rev. 11
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
WF512K32-XXX5
FIGURE 2 – PIN CONFIGURATION FOR WF512K32-XG4TX5
1
Top View
NC
A
0
A
1
A
2
A
3
A
4
A
5
CS
1
#
GND
CS
3
#
WE#
A
6
A
7
A
8
A
9
A
10
V
CC
Pin Description
I/O
0-31
A
0-18
WE#
CS
1-4
#
OE#
V
CC
GND
NC
Data Inputs/Outputs
Address Inputs
Write Enables
Chip Selects
Output Enable
Power Supply
Ground
Not Connected
9 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61
I/O
0
I/O
1
I/O
2
I/O
3
I/O
4
I/O
5
I/O
6
I/O
7
GND
I/O
8
I/O
9
I/O
10
I/O
11
I/O
12
I/O
13
I/O
14
I/O
15
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
I/O
16
I/O
17
I/O
18
I/O
19
I/O
20
I/O
21
I/O
22
I/O
23
GND
I/O
24
I/O
25
I/O
26
I/O
27
I/O
28
I/O
29
I/O
30
I/O
31
Block Diagram
CS
1
#
WE#
OE#
A
0-18
CS
2
#
CS
3
#
CS
4
#
512K X 8
512K X 8
512K X 8
512K X 8
CS
2
#
OE#
CS
4
#
V
CC
A
12
A
13
A
14
A
15
A
16
A
17
A
18
A
11
NC
NC
NC
NC
NC
8
8
8
8
I/O
0 - 7
I/O
8 - 15
I/O
16 - 23
I/O
24 - 31
Note 1: Package not recommended for new designs
FIGURE 3 – PIN CONFIGURATION FOR WF512K32-XG2UX5 AND WF512K32-XG2LX5
Top View
NC
A
0
A
1
A
2
A
3
A
4
A
5
CS
3
#
GND
CS
4
#
WE
1
#
A
6
A
7
A
8
A
9
A
10
V
CC
Pin Description
I/O
0-31
A
0-18
WE
1-4
#
CS
1-4
#
OE#
V
CC
GND
NC
Data Inputs/Outputs
Address Inputs
Write Enables
Chip Selects
Output Enable
Power Supply
Ground
Not Connected
9 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61
I/O
0
I/O
1
I/O
2
I/O
3
I/O
4
I/O
5
I/O
6
I/O
7
GND
I/O
8
I/O
9
I/O
10
I/O
11
I/O
12
I/O
13
I/O
14
I/O
15
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
2728 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43
V
CC
A
11
A
12
A
13
A
14
A
15
A
16
CS
1
#
OE#
CS
2
#
A
17
WE
2
#
WE
3
#
WE
4
#
A
18
NC
NC
I/O
16
I/O
17
I/O
18
I/O
19
I/O
20
I/O
21
I/O
22
I/O
23
GND
I/O
24
I/O
25
I/O
26
I/O
27
I/O
28
I/O
29
I/O
30
I/O
31
Block Diagram
WE
1
# CS
1
#
WE
2
# CS
2
#
WE
3
# CS
3
#
WE
4
# CS
4
#
OE#
A
0-18
512K x 8
512K x 8
512K x 8
512K x 8
8
8
8
8
I/O
0-7
I/O
8-15
I/O
16-23
I/O
24-31
March 2006
Rev. 11
2
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
Absolute Maximum Ratings (1)
Parameter
Unit
WF512K32-XXX5
CAPACITANCE
T
A
= +25°C
Parameter
OE# capacitance
WE
1-4
# capacitance
HIP (PGA)
CQFP G4T
CQFP G2U/G2L
CS
1-4
# capacitance
Data# I/O capacitance
Address input capacitance
Symbol
Conditions
C
OE
V
IN
= 0V, f = 1.0 MHz
C
WE
V
IN
= 0V, f = 1.0 MHz
Max Unit
50 pF
pF
20
50
15
V
IN
= 0V, f = 1.0 MHz 20 pF
V
I/O
= 0V, f = 1.0 MHz 20 pF
V
IN
= 0V, f = 1.0 MHz 50 pF
Operating Temperature
Supply Voltage Range (V
CC
)
Signal voltage range (any pin except A9) (2)
Storage Temperature Range
Lead Temperature (soldering, 10 seconds)
Data Retention (Mil Temp)
Endurance - write/erase cycles (Mil Temp)
A9 Voltage for sector protect (V
ID
) (3)
-55 to +125
°C
-2.0 to +7.0
V
-2.0 to +7.0
V
-65 to +150
°C
+300
°C
20 years
1,000,000 cycles min.
-2.0 to +14.0
V
NOTES:
1. Stresses above the absolute maximum rating may cause permanent damage to the
device. Extended operation at the maximum levels may degrade performance and
affect reliability.
2. Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions,inputs
may overshoot Vss to -2.0 V for periods of up to 20ns. Maximum DC voltage on
output and I/O pins is Vcc + 0.5V. During voltage transitions, outputs may overshoot
to Vcc + 2.0 V for periods of up to 20ns.
3. Minimum DC input voltage on A9 pin is -0.5V. During voltage transitions, A9 may
overshoot Vss to -2V for periods of up to 20ns. Maximum DC input voltage on A9 is
+13.5V which may overshoot to 14.0 V for periods up to 20ns.
C
CS
C
I/O
C
AD
This parameter is guaranteed by design but not tested.
RECOMMENDED OPERATING CONDITIONS
Parameter
Supply Voltage
Input High Voltage
Input Low Voltage
Operating Temp. (Mil.)
Operating Temp. (Ind.)
A
9
Voltage for Sector Protect
Symbol
V
CC
V
IH
V
IL
T
A
T
A
V
ID
Min
4.5
2.0
-0.5
-55
-40
11.5
Max
5.5
V
CC
+ 0.5
+0.8
+125
+85
12.5
Unit
V
V
V
°C
°C
V
DC CHARACTERISTICS
V
CC
= 5.0V, V
SS
= 0V, -55°C
≤
T
A
≤
+125°C
Parameter
Input Leakage Current
Output Leakage Current
V
CC
Active Current for Read (1)
V
CC
Active Current for Program or Erase (2)
V
CC
Standby Current
V
CC
Static Current
Output Low Voltage
Output High Voltage
Low V
CC
Lock-Out Voltage
Sym
I
LI
I
LOx32
I
CC1
I
CC2
I
CC4
I
CC3
V
OL
V
OH1
V
LKO
Conditions
V
CC
= 5.5, V
IN
= GND to V
CC
CS# = V
IH
, OE# = V
IH
, V
OUT
= GND to V
CC
CS# = V
IL
, OE# = V
IH
, f = 5MHz, V
CC
= 5.5
CS# = V
IH
, OE# = V
IH
V
CC
= 5.5, CS = V
IH
, f = 5MHz
V
CC
= 5.5, CS = V
IH
I
OL
= 8.0mA, V
CC
= 4.5
I
OH
= 2.5mA, V
CC
= 4.5
Min
Max
10
10
190
240
6.5
0.6
0.45
Units
µA
µA
mA
mA
mA
mA
V
V
0.85
X
V
CC
3.2
4.2
V
DC test conditions: VIL = 0.3V, VIH = VCC - 0.3V
NOTES:
1. The I
CC
current listed includes both the DC operating current and the frequency dependent component
(at 5 MHz). The frequency component typically is less than 2 mA/MHz, with OE at V
IH
.
2. I
CC
active while Embedded Algorithm (program or erase) is in progress.
March 2006
Rev. 11
3
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
V
CC
= 5.0V, GND = 0V, -55°C
≤
T
A
≤
+125°C
Parameter
Write Cycle Time
Write Enable Setup Time
Chip Select Pulse Width
Address Setup Time
Data Setup Time
Data Hold Time
Address Hold Time
Chip Select Pulse Width High
Duration of Byte Programming Operation (1)
Sector Erase Time (2)
Read Recovery Time
Chip Programming Time
Chip Erase Time (3)
NOTES:
1. Typical value for t
WHWH1
is 7µs.
2. Typical value for t
WHWH2
is 1sec.
3. Typical value for Chip Erase Time is 8sec.
Symbol
Min
t
AVAV
t
WLEL
t
ELEH
t
AVEL
t
DVEH
t
EHDX
t
ELAX
t
EHEL
t
WHWH1
t
WHWH2
t
GHEL
0
11
64
t
WC
t
WS
t
CP
t
AS
t
DS
t
DH
t
AH
t
CPH
60
0
40
0
40
0
40
20
300
15
0
11
64
-60
Max
Min
70
0
45
0
45
0
45
20
300
15
0
11
64
-70
Max
Min
90
0
45
0
45
0
45
20
300
15
-90
Max
WF512K32-XXX5
AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS,CS# CONTROLLED
-120
Min
120
0
50
0
50
0
50
20
300
15
0
11
64
0
11
64
Max
Min
150
0
50
0
50
0
50
20
300
15
-150
Max
ns
ns
ns
ns
ns
ns
ns
ns
µs
sec
ns
sec
sec
Unit
FIGURE. 4 – AC TEST CIRCUIT
AC Test Conditions
I
OL
Current Source
D.U.T.
C
eff
= 50 pf
V
Z
1.5V
Parameter
Input Pulse Levels
Input Rise and Fall
Input and Output Reference Level
Output Timing Reference Level
Typ
V
IL
= 0, V
IH
= 3.0
5
1.5
1.5
Unit
V
ns
V
V
(Bipolar Supply)
I
OH
Current Source
Notes:
V
Z
is programmable from -2V to +7V.
I
OL
& I
OH
programmable from 0 to 16mA.
Tester Impedance Z0 = 75
Ω.
V
Z
is typically the midpoint of V
OH
and V
OL
.
I
OL
& I
OH
are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.
March 2006
Rev. 11
4
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
V
CC
= 5.0V, GND = 0V, -55°C
≤
T
A
≤
+125°C
Parameter
Write Cycle Time
Chip Select Setup Time
Write Enable Pulse Width
Address Setup Time
Data Setup Time
Data Hold Time
Address Hold Time
Write Enable Pulse Width High
Duration of Byte Programming Operation (1)
Sector Erase Time (2)
Read Recovery Time before Write
VCC Set-up Time
Chip Programming Time
Output Enable Setup Time
Output Enable Hold Time (4)
Chip Erase Time (3)
NOTES:
1. Typical value for t
WHWH1
is 7µs.
2. Typical value for t
WHWH2
is 1sec.
3. Typical value for Chip Erase Time is 8sec.
4. For Toggle and Data Polling.
t
OES
t
OEH
0
10
64
Symbol
Min
t
AVAV
t
ELWL
t
WLWH
t
AVWH
t
DVWH
t
WHDX
t
WHAX
t
WHWL
t
WHWH1
t
WHWH2
t
GHWL
t
VCS
0
50
11
0
10
64
t
WC
t
CS
t
WP
t
AS
t
DS
t
DH
t
AH
t
WPH
60
0
40
0
40
0
40
20
300
15
0
50
11
0
10
64
-60
Max
Min
70
0
45
0
45
0
45
20
300
15
0
50
11
-70
Max
Min
90
0
45
0
45
0
45
20
300
15
-90
Max
WF512K32-XXX5
AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS,WE# CONTROLLED
-120
Min
120
0
50
0
50
0
50
20
300
15
0
50
11
0
10
64
0
10
64
0
50
11
Max
Min
150
0
50
0
50
0
50
20
300
15
-150
Max
ns
ns
ns
ns
ns
ns
ns
ns
µs
sec
ns
µs
sec
ns
ns
sec
Unit
AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS,WE# CONTROLLED
V
CC
= 5.0V, -55°C
≤
T
A
≤
+125°C
Parameter
Read Cycle Time
Address Access Time
Chip Select Access Time
Output Enable to Output Valid
Chip Select to Output High Z (1)
Output Enable High to Output High Z (1)
Output Hold from Address, CS# or OE#
Change, whichever is First
1. Guaranteed by design, but not tested
Symbol
Min
t
AVAV
t
AVQV
t
ELQV
t
GLQV
t
EHQZ
t
GHQZ
t
AXQX
t
RC
t
ACC
t
CE
t
OE
t
DF
t
DF
t
OH
0
60
60
60
30
20
20
0
-60
Max
Min
70
70
70
35
20
20
0
-70
Max
Min
90
90
90
35
20
20
0
-90
Max
Min
120
120
120
50
30
30
0
-120
Max
Min
150
150
150
55
35
35
-150
Max
ns
ns
ns
ns
ns
ns
ns
Unit
March 2006
Rev. 11
5
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

sawtooth wave oscillator c

Third and fourth order band pass filter circuit

Lingda YPZ5-4D automatic range hood circuit diagram

Schematic diagram of a 1-cell or 2-cell powered flashlight

A very simple ultrasonic mosquito, insect and cockroach repellent circuit

Computer motherboard circuit diagram 440GX_28

The 2011 original list is out~~~~~~~~~~~~~~~~
[i=s]This post was last edited by paulhyde on 2014-9-15 09:47[/i]...
zwl40 Electronics Design Contest
Recruitment: Hardware Engineer (Nanjing)
We are a professional company headquartered in Hong Kong, mainly engaged in semiconductor business, solution design, development and promotion. We have mature product solutions and design teams in aud...
laowen_110 Embedded System
FPGA development and implementation based on model design: basic process of digital filter design and implementation
[b]FPGA development and implementation based on model design: basic process of digital filter design and implementation[/b]...
ma19920829 FPGA/CPLD
A simple frequency measuring instrument based on AVRmega16d microcontroller
This is a project given by the school. I have been working on it for a long time and there are still errors. Can anyone help me to modify it? [code]#include #include #define uchar unsigned char #defin...
telesonic Embedded System
Please help me, about PCB packaging
I would like to ask the experts, the packaging of the headphone and microphone jacks is mainly this type of jack model. I don't know the characteristics: five pins o oo oo are arranged like this, one ...
postman Embedded System
USB Type-C Knowledge Quiz Award-winning IP Gift
I participated in TI's USB Tybe-C knowledge test some time ago and was lucky enough to win a shoulder bag. I just received it today and I'm writing this post to express my gratitude! Thanks to TI and ...
yaoyuanytu Talking
Shortcut:   A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components

  1. 177-710-2-15GP8J7-24BNN
  2. WIW1036-S-503
  3. 1735042-5
  4. TV07RQS-25-17SE
  5. PCF2512-13-4K75LI
  6. CA06KE20-27S
  7. AC117A-43-41
  8. FEA121500G1S0N1K1A1A1A2A3A0
  9. AME8501AEFTDA29
  10. MMBZ5244BW
  11. UF3J_R1_00001
  12. CR2010B324KE041W

Popular Articles

  1. New version of classic instrumentation amplifier (PGIA) offers greater design flexibility
  2. Arm enters the automotive field, the first generation of open source cloud framework is now available for download
  3. Wuling strikes again! Self-developed chip debuts in public for the first time
  4. MAHLE and Allotrope Energy launch new lithium-carbon technology for ultra-fast charging
  5. Infineon's 12-inch power semiconductor wafer fab enters mass production
  6. UNIST team develops cathode material with 98% nickel content to increase EV driving range
  7. Xiaomi also has a top-of-the-line flagship: charging speed breaks the record
  8. Hikvision/Dahua supplier Kaiwang Technology listed on GEM: share price increased by 74.04%
  9. iQOO 9 appears on Geekbench: Snapdragon 8 Gen 1 + 12GB RAM
  10. 51 MCU Introduction - Simulation PWM Modulation Control Experiment

Technical ResourceMore

  1. Simulation Analysis of Three-phase Three-level VIENNA Rectifier
  2. Altera FPGA_CPLD Design (Example Source Code)
  3. Asynchronous Motor Position Control System Based on Fuzzy Neural Network and PI Control
  4. ASUS F7KR R2.0.0 notebook schematic diagram
  5. Infrared remote control LED electronic clock using real-time clock chip DS1302+AT89C2051
  6. Realization of continuous semiconductor laser driving power supply based on single chip microcomputer
  7. Use of intelligent PID regulator
  8. Design of a DC system grounding fault detection device
  9. emc_simulator
  10. Application of MAX1358 chip in blood glucose meter

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 2534  73  484  767  260  52  2  10  16  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号