EDB4432BBBJ-1D-F-R datasheet, PDF

Datasheet> All Categories > storage> EDB4432BBBJ-1D-F-R

EDB4432BBBJ-1D-F-R: DescriptionIC DRAM 4G PARALLEL 134FBGA; Categorystorage; File Size12MB，137 Pages; ManufacturerMicron Technology; Websitehttp://www.mdtic.com.tw/; Environmental Compliance

Download Datasheet Parametric Compare View All

EDB4432BBBJ-1D-F-R Overview

IC DRAM 4G PARALLEL 134FBGA

EDB4432BBBJ-1D-F-R Parametric

Parameter Name	Attribute value
memory type	Volatile
memory format	DRAM
technology	SDRAM - Mobile LPDDR2
storage	4Gb （128M x 32）
Clock frequency	533MHz
Write cycle time - words, pages	-
memory interface	in parallel
Voltage - Power	1.14 V ~ 1.95 V
Operating temperature	-30°C ~ 85°C（TC）
Installation type	surface mount
Package/casing	134-WFBGA
Supplier device packaging	134-FBGA（10x11.5）

Preview

Download Datasheet

View All

Embedded LPDDR2 SDRAM

Features

Embedded LPDDR2 SDRAM

EDB4416BBBH, EDB4432BBBJ

Features

• Ultra-low-voltage core and I/O power supplies

• Frequency range

– 533–10 MHz (data rate range: 1066–20 Mb/s/pin)

• 4n prefetch DDR architecture

• 8 internal banks for concurrent operation

• Multiplexed, double data rate, command/address

inputs; commands entered on each CK_t/CK_c

edge

• Bidirectional/differential data strobe per byte of

data (DQS_t/DQS_c)

• Programmable READ and WRITE latencies (RL/WL)

• Burst length: 4, 8, and 16

• Per-bank refresh for concurrent operation

• Auto temperature-compensated self refresh

(ATCSR) by built-in temperature sensor

• Partial-array self refresh (PASR)

• Selectable output drive strength (DS)

• Clock-stop capability

• Lead-free (RoHS-compliant) and halogen-free

packaging

Table 1: Key Timing Parameters

Speed

Grade

Clock Rate Data Rate

(MHz)

(Mb/s/pin)

533

1066

Options

• Density/Page Size

– 4Gb / 1-CS - single die

• Organization

– x16

– x32

• V

DD1

DD2

DDQ

: 1.8V/1.2V/1.2V

• Revision

• FBGA “green” package

– 10mm x 11.5mm x 0.75mm, 134-

ball x16

– 10mm x 11.5mm x 0.75mm, 134-

ball x32

• Timing – cycle time

– 1.875ns @ RL = 8

• Operating temperature range

– From –30°C to +85°C

– From –40°C to +85°C

Marking

-1D

Blank

Table 2: S4 Configuration Addressing

Architecture

Die configuration

Row addressing

Column addressing

256 Meg x 16

32 Meg x 16 x 8 banks

16K A[13:0]

2K A[10:0]

128 Meg x 32

16 Meg x 32 x 8 banks

16K A[13:0]

1K A[9:0]

X26P4QTWDSPK-13-10166

134b_2e0e_embedded_lpddr2 – Rev. B 09/16 EN

Products and specifications discussed herein are subject to change by Micron without notice.

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Embedded LPDDR2 SDRAM

Features

Contents

LPDDR2 Array Configuration ............................................................................................................................ 9

General Notes .............................................................................................................................................. 9

Specifications – Single Die, Single Channel ................................................................................................ 10

Package Block Diagrams ................................................................................................................................. 13

Package Dimensions ....................................................................................................................................... 14

Ball Assignments ............................................................................................................................................ 15

Ball Descriptions ............................................................................................................................................ 17

Functional Description ................................................................................................................................... 18

Simplified State Diagram ................................................................................................................................ 19

Power-Up and Initialization ............................................................................................................................ 21

Voltage Ramp and Device Initialization ....................................................................................................... 21

Initialization After RESET (Without Voltage Ramp) ...................................................................................... 23

Power-Off Sequence ....................................................................................................................................... 23

Uncontrolled Power-Off Sequence .............................................................................................................. 24

Mode Register Definition ................................................................................................................................ 24

Mode Register Assignments and Definitions ................................................................................................ 24

Commands and Timing .................................................................................................................................. 35

ACTIVATE Command ..................................................................................................................................... 36

8-Bank Device Operation ............................................................................................................................ 37

Read and Write Access Modes ......................................................................................................................... 38

Burst READ Command ................................................................................................................................... 38

READs Interrupted by a READ ..................................................................................................................... 45

Burst WRITE Command .................................................................................................................................. 45

WRITEs Interrupted by a WRITE ................................................................................................................. 48

BURST TERMINATE Command ...................................................................................................................... 48

Write Data Mask ............................................................................................................................................. 50

PRECHARGE Command ................................................................................................................................. 51

READ Burst Followed by PRECHARGE ......................................................................................................... 52

WRITE Burst Followed by PRECHARGE ....................................................................................................... 53

Auto Precharge operation ........................................................................................................................... 54

READ Burst with Auto Precharge ................................................................................................................. 54

WRITE Burst with Auto Precharge ............................................................................................................... 55

REFRESH Command ...................................................................................................................................... 57

REFRESH Requirements ............................................................................................................................. 59

SELF REFRESH Operation ............................................................................................................................... 66

Partial-Array Self Refresh – Bank Masking .................................................................................................... 68

Partial-Array Self Refresh – Segment Masking .............................................................................................. 68

MODE REGISTER READ ................................................................................................................................. 69

Temperature Sensor ................................................................................................................................... 71

DQ Calibration ........................................................................................................................................... 73

MODE REGISTER WRITE Command ............................................................................................................... 75

MRW RESET Command .............................................................................................................................. 75

MRW ZQ Calibration Commands ................................................................................................................ 76

ZQ External Resistor Value, Tolerance, and Capacitive Loading ..................................................................... 78

Input Clock Frequency Changes and Stop Events ............................................................................................. 78

Input Clock Frequency Changes and Clock Stop with CKE LOW ................................................................... 78

Input Clock Frequency Changes and Clock Stop with CKE HIGH .................................................................. 78

NO OPERATION Command ............................................................................................................................ 79

Truth Tables ................................................................................................................................................... 79

Absolute Maximum Ratings ............................................................................................................................ 87

X26P4QTWDSPK-13-10166

134b_2e0e_embedded_lpddr2 – Rev. B 09/16 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Embedded LPDDR2 SDRAM

Features

Input/Output Capacitance .............................................................................................................................. 87

Electrical Specifications – I

Specifications and Conditions ............................................................................ 88

AC and DC Operating Conditions .................................................................................................................... 91

AC and DC Logic Input Measurement Levels for Single-Ended Signals .............................................................. 92

REF

Tolerances .......................................................................................................................................... 93

Input Signal ............................................................................................................................................... 95

AC and DC Logic Input Measurement Levels for Differential Signals ................................................................. 97

Single-Ended Requirements for Differential Signals ..................................................................................... 98

Differential Input Crosspoint Voltage ......................................................................................................... 100

Input Slew Rate ......................................................................................................................................... 101

Output Characteristics and Operating Conditions ........................................................................................... 101

Single-Ended Output Slew Rate .................................................................................................................. 102

Differential Output Slew Rate ..................................................................................................................... 103

HSUL_12 Driver Output Timing Reference Load ......................................................................................... 105

Output Driver Impedance .............................................................................................................................. 106

Output Driver Impedance Characteristics with ZQ Calibration .................................................................... 107

Output Driver Temperature and Voltage Sensitivity ..................................................................................... 108

Output Impedance Characteristics Without ZQ Calibration ......................................................................... 108

Clock Specification ........................................................................................................................................ 111

CK(abs),

CH(abs), and

CL(abs) ................................................................................................................ 113

Clock Period Jitter .......................................................................................................................................... 113

Clock Period Jitter Effects on Core Timing Parameters ................................................................................. 113

Cycle Time Derating for Core Timing Parameters ........................................................................................ 114

Clock Cycle Derating for Core Timing Parameters ....................................................................................... 114

Clock Jitter Effects on Command/Address Timing Parameters ..................................................................... 114

Clock Jitter Effects on READ Timing Parameters .......................................................................................... 114

Clock Jitter Effects on WRITE Timing Parameters ........................................................................................ 115

Refresh Requirements Parameters .................................................................................................................. 116

AC Timing ..................................................................................................................................................... 116

CA and CS_n Setup, Hold, and Derating .......................................................................................................... 122

Data Setup, Hold, and Slew Rate Derating ....................................................................................................... 130

Revision History ............................................................................................................................................ 137

Rev. B – 09/16 ............................................................................................................................................ 137

Rev. A – 02/16 ............................................................................................................................................ 137

X26P4QTWDSPK-13-10166

134b_2e0e_embedded_lpddr2 – Rev. B 09/16 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Embedded LPDDR2 SDRAM

Features

List of Figures

Figure 1: LPDDR2 Part Numbering ................................................................................................................... 2

Figure 2: Single-Rank Single-Channel Package Block Diagram ........................................................................ 13

Figure 3: 134-Ball FBGA (10mm x 11.5mm x 0.75mm) ..................................................................................... 14

Figure 4: 134-Ball FBGA (x16) ......................................................................................................................... 15

Figure 5: 134-Ball FBGA (x32) ......................................................................................................................... 16

Figure 6: Functional Block Diagram ............................................................................................................... 19

Figure 7: Simplified State Diagram ................................................................................................................. 20

Figure 8: Voltage Ramp and Initialization Sequence ........................................................................................ 23

Figure 9: Command and Input Setup and Hold ............................................................................................... 36

Figure 10: CKE Input Setup and Hold ............................................................................................................. 36

Figure 11: ACTIVATE Command .................................................................................................................... 37

Figure 12:

FAW Timing (8-Bank Devices) ....................................................................................................... 38

Figure 13: READ Output Timing –

DQSCK (MAX) ........................................................................................... 39

Figure 14: READ Output Timing –

DQSCK (MIN) ........................................................................................... 39

Figure 15: Burst READ – RL = 5, BL = 4,

DQSCK >

CK ..................................................................................... 40

Figure 16: Burst READ – RL = 3, BL = 8,

DQSCK <

CK ..................................................................................... 40

Figure 17:

DQSCKDL Timing ........................................................................................................................ 41

Figure 18:

DQSCKDM Timing ....................................................................................................................... 42

Figure 19:

DQSCKDS Timing ......................................................................................................................... 43

Figure 20: Burst READ Followed by Burst WRITE – RL = 3, WL = 1, BL = 4 ......................................................... 44

Figure 21: Seamless Burst READ – RL = 3, BL = 4,

CCD = 2 .............................................................................. 44

Figure 22: READ Burst Interrupt Example – RL = 3, BL = 8,

CCD = 2 ................................................................. 45

Figure 23: Data Input (WRITE) Timing ........................................................................................................... 46

Figure 24: Burst WRITE – WL = 1, BL = 4 ......................................................................................................... 46

Figure 25: Burst WRITE Followed by Burst READ – RL = 3, WL = 1, BL = 4 ......................................................... 47

Figure 26: Seamless Burst WRITE – WL = 1, BL = 4,

CCD = 2 ............................................................................ 47

Figure 27: WRITE Burst Interrupt Timing – WL = 1, BL = 8,

CCD = 2 ................................................................ 48

Figure 28: Burst WRITE Truncated by BST – WL = 1, BL = 16 ............................................................................ 49

Figure 29: Burst READ Truncated by BST – RL = 3, BL = 16 ............................................................................... 50

Figure 30: Data Mask Timing ......................................................................................................................... 50

Figure 31: Write Data Mask – Second Data Bit Masked .................................................................................... 51

Figure 32: READ Burst Followed by PRECHARGE – RL = 3, BL = 8, RU(

RTP(MIN)/

CK) = 2 ................................ 52

Figure 33: READ Burst Followed by PRECHARGE – RL = 3, BL = 4, RU(

RTP(MIN)/

CK) = 3 ................................ 53

Figure 34: WRITE Burst Followed by PRECHARGE – WL = 1, BL = 4 .................................................................. 54

Figure 35: READ Burst with Auto Precharge – RL = 3, BL = 4, RU(

RTP(MIN)/

CK) = 2 ........................................ 55

Figure 36: WRITE Burst with Auto Precharge – WL = 1, BL = 4 .......................................................................... 56

Figure 37:

SRF Definition .............................................................................................................................. 60

Figure 38: Regular Distributed Refresh Pattern ............................................................................................... 62

Figure 39: Supported Transition from Repetitive REFRESH Burst .................................................................... 63

Figure 40: Nonsupported Transition from Repetitive REFRESH Burst .............................................................. 64

Figure 41: Recommended Self Refresh Entry and Exit ..................................................................................... 65

Figure 42: All-Bank REFRESH Operation ........................................................................................................ 66

Figure 43: Per-Bank REFRESH Operation ....................................................................................................... 66

Figure 44: SELF REFRESH Operation .............................................................................................................. 67

Figure 45: MRR Timing – RL = 3,

MRR = 2 ...................................................................................................... 69

Figure 46: READ to MRR Timing – RL = 3,

MRR = 2 ......................................................................................... 70

Figure 47: Burst WRITE Followed by MRR – RL = 3, WL = 1, BL = 4 ................................................................... 71

Figure 48: Temperature Sensor Timing ........................................................................................................... 73

Figure 49: MR32 and MR40 DQ Calibration Timing – RL = 3,

MRR = 2 ............................................................. 74

Figure 50: MODE REGISTER WRITE Timing – RL = 3,

MRW = 5 ....................................................................... 75

X26P4QTWDSPK-13-10166

134b_2e0e_embedded_lpddr2 – Rev. B 09/16 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

EDB4432BBBJ-1D-F-R Related Products

	EDB4432BBBJ-1D-F-R	EDB4416BBBH-1DIT-F-R	EDB4416BBBH-1DIT-F-D	EDB4432BBBJ-1D-F-D	EDB4432BBBJ-1DAIT-F-D	EDB4416BBBH-1DIT-F-R TR	EDB4432BBBJ-1DAAT-F-R TR	EDB4432BBBJ-1DAIT-F-R TR	EDB4416BBBH-1DIT-F
Description	IC DRAM 4G PARALLEL 134FBGA	IC DRAM 4G PARALLEL 533MHZ	IC DRAM 4G PARALLEL 134FBGA	IC DRAM 4G PARALLEL 134FBGA	IC DRAM 4G PARALLEL 134FBGA	IC DRAM 4G PARALLEL 134FBGA	IC DRAM 4G PARALLEL 134FBGA	IC DRAM 4G PARALLEL 134FBGA	DDR DRAM, 256MX16, CMOS, PBGA134, WFBGA-134
technology	SDRAM - Mobile LPDDR2	SDRAM - Mobile LPDDR2	SDRAM - Mobile LPDDR2	SDRAM - Mobile LPDDR2	CMOS	SDRAM - Mobile LPDDR2	SDRAM - Mobile LPDDR2	SDRAM - Mobile LPDDR2	CMOS
memory type	Volatile	Volatile	Volatile	Volatile	-	Volatile	Volatile	Volatile	-
memory format	DRAM	DRAM	DRAM	DRAM	-	DRAM	DRAM	DRAM	-
storage	4Gb （128M x 32）	4Gb （256M x 16）	4Gb （256M x 16）	4Gb （128M x 32）	-	4Gb （256M x 16）	4Gb （128M x 32）	4Gb （128M x 32）	-
Clock frequency	533MHz	533MHz	533MHz	533MHz	-	533MHz	533MHz	533MHz	-
memory interface	in parallel	in parallel	in parallel	in parallel	-	in parallel	in parallel	in parallel	-
Voltage - Power	1.14 V ~ 1.95 V	1.14 V ~ 1.95 V	1.14 V ~ 1.95 V	1.14 V ~ 1.95 V	-	1.14 V ~ 1.95 V	1.14 V ~ 1.95 V	1.14 V ~ 1.95 V	-
Operating temperature	-30°C ~ 85°C（TC）	-40°C ~ 85°C（TC）	-40°C ~ 85°C（TC）	-30°C ~ 85°C（TC）	-	-40°C ~ 85°C（TC）	-40°C ~ 105°C（TC）	-40°C ~ 85°C（TC）	-
Installation type	surface mount	-	surface mount	surface mount	-	surface mount	surface mount	surface mount	-
Package/casing	134-WFBGA	-	134-WFBGA	134-WFBGA	-	134-WFBGA	134-WFBGA	134-WFBGA	-
Supplier device packaging	134-FBGA（10x11.5）	-	134-FBGA（10x11.5）	134-FBGA（10x11.5）	-	134-FBGA（10x11.5）	134-FBGA（10x11.5）	134-FBGA（10x11.5）	-

Recommended Resources

Simple structure high-fidelity power amplifier

Infrared remote control light switch circuit (3)

Trigger circuit that realizes phase shift by air voltage

Wireless dual-tone electronic doorbell circuit diagram

Sealed lead-acid battery charging circuit

Square computer automatic rice cooker circuit 1

Atmega128 count value reading problem. Please help me to look at this small program problem.: Hey guys, I use Atmega128. Timer count 1, normal mode, internal crystal, 8 division. Start counting from 0x00. Can we use the following method to record the value in the counter each time we actively ...; dj0930 Embedded System

Keyboard scanning circuit design source program: FPGA keyboard scanning circuit design source code...; 醉不诉离殇 FPGA/CPLD

Used on LM3S8962 uCosii: When I applied for the development board, I was told that I needed to port a uCosii system onto it. I have been very busy lately and I am also lazy, so I will just upload a uCosii template ported by Z...; lixiaohai8211 Microcontroller MCU

Looking for books on solving transfer functions using small signal models: I am looking for a book on solving transfer functions using small signal models. Thanks...; ole007 Power technology

EEWORLD University Hall----Overview of SIMPLE SWITCHER Easy Power Voltage Converter Series: Overview of SIMPLE SWITCHER voltage converter series : https://training.eeworld.com.cn/course/140...; zhangjianee Power technology

[NUCLEO-F746ZG Learning] Construction Project-Based on RT-Thread: [i=s]This post was last edited by annysky2012 on 2021-1-21 15:56[/i]I haven't updated my learning progress for a few days because I've been busy solving problems. Based on my love and understanding of...; annysky2012 stm32/stm8

Design of CATV-based intelligent campus broadcasting/examination system

Traditional broadcasting systems generally need to be operated manually at a fixed time, and can only realize one-way broadcasting with few functions. Traditional bell ringing equipment has a singl...[Details]
Optimization of C language program structure in single chip microcomputer system

In early 2002, I started to write a working program for an IC card prepaid electricity meter. The meter used Philips' 8-bit 51-expanded single-chip microcomputer 87LPC764 , and wa...[Details]
Homemade healthy and energy-saving water dispenser

1. Circuit composition The whole circuit consists of two parts: 1. Power saving control circuit As shown in the figure below. Including delay circuit and drive circuit. (1) Delay ci...[Details]
Research on parking guidance system based on ultrasonic detection

1. Introduction With the growth of parking demand, the scale of parking lots is becoming larger and larger. A lot of research has been done on intelligent parking lots in China, but most of th...[Details]
How Blackfin Convergent Processors Win with Scalability

Converged processors meet scalability requirements In current embedded system design, solutions based on MCU, DSP, FPGA and ASIC account for more than 90% of the market share. These solutions ...[Details]
Design of battery online monitoring system based on Labview

Since AC mains power may experience power outages, voltage sags and surges, continuous undervoltage and overvoltage, and frequency fluctuations during supply, these factors will affect the continuous ...[Details]
AT89C52-based intelligent wireless security alarm

Introduction Nowadays, people pay more and more attention to the security alarm system, and people have higher and higher requirements for the functions and performance of the alarm. This paper prop...[Details]
The core of computer power stability - capacitor

The power supply is the core component of a computer. Although it is not of high value, all computer components rely on the switching power adapter to provide energy, so the stability of a power su...[Details]
Methods to reduce power consumption of switching power supply

The power consumption of a switching power supply includes fixed losses caused by parasitic resistances such as semiconductor switches, magnetic components, and wiring, as well as switching losses ...[Details]
Capacitors are indispensable in power supply design

Power supply is often the most easily overlooked link in the circuit design process. In fact, as an excellent design, power supply design should be very important, which greatly affects the perfor...[Details]
Design of Digital Voltmeter Based on PC

There are many types and styles of digital voltmeters in design and development. Traditional digital voltmeters have their own characteristics. They are suitable for manual measurement on site. Tra...[Details]
About MCU Hardware Anti-interference

When developing electronic products with processors, how to improve anti-interference ability and electromagnetic compatibility? 1. The following systems should pay special attention to anti-...[Details]
Testing DigRF on 3G Mobile Phones

DigRF is poised to replace the two main forms of data communication paths between RF and baseband semiconductor devices: analog signaling, and proprietary digital signaling (paralle...[Details]
Button battery introduction example

Button cells (also called button cells) are those batteries with equal or larger diameter and height. The current size range of alkaline button cells is specified as follows: diameter 4.8mm-11.4mm,...[Details]
Design of a simple electronic keyboard

1. Design topic: Design a simple electronic keyboard that can produce seven notes: 1, 2, 3, 4, 5, 6, and 7. Components used: AT89C51, LM324, speakers, buttons, etc. 2. Design Pur...[Details]

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components