EEWORLDEEWORLDEEWORLD

Part Number

Search

74F132SCX

Description
IC GATE NAND SCHMITT 4CH 14SOIC
Categorysemiconductor    logic   
File Size64KB,5 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Environmental Compliance
Download Datasheet Parametric Compare View All

74F132SCX Online Shopping

Suppliers Part Number Price MOQ In stock  
74F132SCX - - View Buy Now

74F132SCX Overview

IC GATE NAND SCHMITT 4CH 14SOIC

74F132SCX Parametric

Parameter NameAttribute value
logical typeNAND gate
Number of circuits4
Number of inputs2
characteristicSchmitt trigger
Voltage - Power4.5 V ~ 5.5 V
Current - output high, low1mA,20mA
Logic level - low1.1V
Logic level - high2V
Maximum propagation delay at different V, maximum CL12.5ns @ 5V,50pF
Operating temperature0°C ~ 70°C
Installation typesurface mount
Supplier device packaging14-SOIC
Package/casing14-SOIC (0.154", 3.90mm wide)
74F132 Quad 2-Input NAND Schmitt Trigger
April 1988
Revised September 2000
74F132
Quad 2-Input NAND Schmitt Trigger
General Description
The F132 contains four 2-input NAND gates which accept
standard TTL input signals and provide standard TTL out-
put levels. They are capable of transforming slowly chang-
ing input signals into sharply defined, jitter-free output
signals. In addition, they have a greater noise margin than
conventional NAND gates.
Each circuit contains a 2-input Schmitt Trigger followed by
level shifting circuitry and a standard FAST
output struc-
ture. The Schmitt Trigger uses positive feedback to effec-
tively speed-up slow input transitions, and provide different
input threshold voltages for positive and negative-going
transitions. This hysteresis between the positive-going and
negative-going input threshold (typically 800 mV) is deter-
mined by resistor ratios and is essentially insensitive to
temperature and supply voltage variations.
Ordering Code:
Order Number
74F132SC
74F132SJ
74F132PC
Package Number
M14A
M14D
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Function Table
Unit Loading/Fan Out
U.L.
Pin Names Description
A
n
, B
n
O
n
Inputs
Outputs
Input I
IH
/I
IL
20
µ
A/
0.6 mA
A
L
L
H
H
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
Inputs
B
L
H
L
H
Outputs
O
H
H
H
L
HIGH/LOW Output I
OH
/I
OL
1.0/1.0
50/33.3
1 mA/20 mA
FAST is a registered trademark of Fairchild Semiconductor Corporation
© 2000 Fairchild Semiconductor Corporation
DS009477
www.fairchildsemi.com

74F132SCX Related Products

74F132SCX 74F132SJ 74F132SJX 74F132PC 74F132SC
Description IC GATE NAND SCHMITT 4CH 14SOIC IC GATE NAND SCHMITT 4CH 14SOP IC GATE NAND SCHMITT 4CH 14SOP IC GATE NAND SCHMITT 4CH 14DIP IC GATE NAND SCHMITT 4CH 14SOIC
logical type NAND gate NAND gate NAND gate NAND gate NAND gate
Number of circuits 4 4 4 4 4
Number of inputs 2 2 2 2 2
characteristic Schmitt trigger Schmitt trigger Schmitt trigger Schmitt trigger Schmitt trigger
Voltage - Power 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V
Current - output high, low 1mA,20mA 1mA,20mA 1mA,20mA 1mA,20mA 1mA,20mA
Logic level - low 1.1V 1.1V 1.1V 1.1V 1.1V
Logic level - high 2V 2V 2V 2V 2V
Maximum propagation delay at different V, maximum CL 12.5ns @ 5V,50pF 12.5ns @ 5V,50pF 12.5ns @ 5V,50pF 12.5ns @ 5V,50pF 12.5ns @ 5V,50pF
Operating temperature 0°C ~ 70°C 0°C ~ 70°C 0°C ~ 70°C 0°C ~ 70°C 0°C ~ 70°C
Installation type surface mount surface mount surface mount Through hole surface mount
Supplier device packaging 14-SOIC 14-SOP 14-SOP 14-PDIP 14-SOIC
Package/casing 14-SOIC (0.154", 3.90mm wide) 14-SOIC (0.209", 5.30mm wide) 14-SOIC (0.209", 5.30mm wide) 14-DIP(0.300",7.62mm) 14-SOIC (0.154", 3.90mm wide)
Can programs written in EVC 4.0 run directly on wince 4.2?
Can a program written in EVC 4.0 run directly on wince 4.2? If not, what additional things are needed?...
limaobin Embedded System
[Repost] How to test the offset voltage and bias current of an op amp?
[font=宋体][size=12pt]For offset voltage, a large gain is usually set and the input is short-circuited. At this time, the output voltage divided by the gain is the offset voltage. [/size][/font] [font=宋...
lixiaohai8211 Analog electronics
A question about wince and LUNIX
When I use the Yc company's ARM development board, a 7-inch touch screen, a winCE operating system, and the Easy Record 4.0 input software (handwriting software), I find that the lines are relatively ...
2042 Embedded System
P-HiL motor controller power stage simulation test system
[align=left][color=#000000]P-HiL[font=宋体] motor controller power level simulation test system can realize the complete simulation test of the power level of new energy motor controller. (Please see th...
EONTRONIX Automotive Electronics
Warning[Pe188]:enumeratedtypemixedwithanothertype
Compile error on STM8, caused by the following code:GPIO_Init(GPIOA, GPIO_PIN_1 | GPIO_PIN_2, GPIO_MODE_OUT_PP_HIGH_FAST);How is this possible?...
岁月留声机 stm32/stm8
Threshold voltage question
Why is the threshold voltage Ut less than 0 when it jumps from a high level to a low level, and greater than 0 when it jumps from a low level to a high level?...
msddw Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2531  1857  2565  2691  174  51  38  52  55  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号