EEWORLDEEWORLDEEWORLD

Part Number

Search

653P16003C3T

Description
OSC XO 160.0000MHZ LVPECL SMD
CategoryPassive components   
File Size797KB,9 Pages
ManufacturerCTS [CTS Corporation]
Environmental Compliance
Download Datasheet Parametric View All

653P16003C3T Online Shopping

Suppliers Part Number Price MOQ In stock  
653P16003C3T - - View Buy Now

653P16003C3T Overview

OSC XO 160.0000MHZ LVPECL SMD

653P16003C3T Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency160MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±50ppm
Operating temperature-20°C ~ 70°C
Current - Power (maximum)88mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Height - Installation (maximum)0.055"(1.40mm)
Current - Power (disabled) (maximum)-
Model 653
Features
Very Low Jitter LVPECL or LVDS Clock
Ceramic Surface Mount Package
Very Low Phase Jitter Performance, 500fs Maximum
Fundamental or 3
rd
Overtone Crystal Design
Frequency Range 10 – 320MHz *
+2.5V or +3.3V Operation
Output Enable Standard
Tape and Reel Packaging, EIA-418
SerDes
Storage Area Networking
Broadband Access
SONET/SDH/DWDM
PON
Ethernet/GbE/SyncE
Fiber Channel
Test and Measurement
Part Dimensions:
5.0 × 3.2 × 1.2mm
62.00mg
Applications
Standard Frequencies
- 25.00MHz
- 125.00MHz
- 50.00MHz
- 150.00MHz
- 74.1758MHz
- 155.52MHz
- 74.25MHz
- 156.25MHz
- 100.00MHz
- 161.1328MHz
- 187.50MHz
- 200.00MHz
- 212.50MHz
- 250.00MHz
- 312.50MHz
* See Page 9 for additional developed frequencies.
Check with factory for availability of frequencies not listed.
Description
CTS Model 653 is a low cost, high performance clock oscillator supporting differential LVPECL or LVDS outputs.
Employing the latest IC technology, M653 has excellent stability and very low jitter/phase noise performance.
Ordering Information
Model
653
Output
Type
P
Frequency Code
[MHz]
XXX or XXXX
Frequency
Stability
3
Temperature
Range
I
Supply
Voltage
3
Packaging
T
Code
P
L
E
V
Output
LVPECL - Pin 1 Enable
LVDS - Pin 1 Enable
LVPECL - Pin 2 Enable
LVDS - Pin 2 Enable
Code
6
5
3
2
Stability
±20ppm
±25ppm
±50ppm
±100ppm
2
Code
2
3
Voltage
+2.5Vdc
+3.3Vdc
Code
Frequency
Product Frequency Code
1
Code Temp. Range
-10°C to +60°C
A
-20°C to +70°C
C
-40°C to +85°C
I
Packing
Code
1k pcs./reel
T
Notes:
1] Refer to document 016-1454-0, Frequency Code Tables. 3-digits for frequencies <100MHz, 4-digits for frequencies 100MHz or greater.
2] Consult factory for availability of 6I Stability/Temperature combination.
Not all performance combinations and frequencies may be available.
Contact your local CTS Representative or CTS Customer Service for availability.
This product is specified for use only in standard commercial applications. Supplier disclaims all express and implied warranties and liability in connection with any use of this
product in any non-commercial applications or in any application that may expose the product to conditions that are outside of the tolerances provided in its specification.
DOC# 008-0367-0 Rev. C
Page 1 of 9
©2017 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test
equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote.
Help: c6000 code segment modification problem ~
I want to dynamically modify the code of a specified function in the code. After writing the new code to the specified function address, I use the memory window or assembly window to check that the ne...
dspmod DSP and ARM Processors
In the post-PC era, colleges and universities are turning to embedded majors
As a new star in the post-PC era and the post-Internet era, embedded systems have undoubtedly become the pillar of the post-PC era with their increasingly extensive application and development in netw...
moseslin Embedded System
Q&A: What should you pay attention to when wiring FPGA?
Hello everyone: [b] I am laying out an FPGA board. Should I use four layers or two layers? I hope you can give me some advice. [/b] What are the requirements for the power line, clock line, and low li...
xunxun109 FPGA/CPLD
Guidelines for Quality C Programming
As the title says, it is very helpful for writing good code....
kernelpanic NXP MCU
How to select rectifier modules for communication power systems
There are many factors to consider when choosing a rectifier module for a communication power system. In the past, large monopolistic telecommunications companies often chose system solutions with a l...
zbz0529 Power technology
LPC800 development board circuit diagram
I downloaded the circuit diagram, but I don't understand how to connect the wires on the breadboard. Can an expert help me explain which of these rows of holes are already defined? Thank you....
hizzx NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1360  428  702  2356  2040  28  9  15  48  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号