MT48LC4M16A2P-7E AIT:J datasheet, PDF

Datasheet> All Categories > storage> MT48LC4M16A2P-7E AIT:J

MT48LC4M16A2P-7E AIT:J: DescriptionIC DRAM 64M PARALLEL 54TSOP; Categorystorage; File Size4MB，83 Pages; ManufacturerMicron Technology; Websitehttp://www.mdtic.com.tw/; Environmental Compliance

Download Datasheet Parametric Compare View All

MT48LC4M16A2P-7E AIT:J Overview

IC DRAM 64M PARALLEL 54TSOP

MT48LC4M16A2P-7E AIT:J Parametric

Parameter Name	Attribute value
memory type	Volatile
memory format	DRAM
technology	SDRAM
storage	64Mb （4M x 16）
Clock frequency	143MHz
Write cycle time - words, pages	14ns
interview time	5.4ns
memory interface	in parallel
Voltage - Power	3 V ~ 3.6 V
Operating temperature	-40°C ~ 85°C（TA）
Installation type	surface mount
Package/casing	54-TSOP (0.400", 10.16mm wide)
Supplier device packaging	54-TSOP II

Preview

Download Datasheet

View All

64Mb: x8, x16 SDRAM

Features

SDR SDRAM

MT48LC8M8A2 – 2 Meg x 8 x 4 Banks

MT48LC4M16A2 – 1 Meg x 16 x 4 Banks

Features

• PC100- and PC133-compliant

• Fully synchronous; all signals registered on positive

edge of system clock

• Internal, pipelined operation; column address can

be changed every clock cycle

• Internal banks for hiding row access/precharge

• Programmable burst lengths: 1, 2, 4, 8, or full page

• Auto precharge, includes concurrent auto precharge

and auto refresh modes

• Self refresh mode (not available on AAT devices)

• Refresh

– 64ms, 4096-cycle refresh (15.6µs/row)

(industrial)

– 16ms, 4096-cycle refresh (3.9µs/row)

(automotive)

• LVTTL-compatible inputs and outputs

• Single 3.3V ±0.3V power supply

• AEC-Q100

• PPAP submission

• 8D response time

Options

• Configuration

– 8 Meg x 8 (2 Meg x 8 x 4 banks)

– 4 Meg x 16 (1 Meg x 16 x 4 banks)

• Write recovery (

WR)

–

WR = 2 CLK

• Plastic package – OCPL

– 54-pin TSOP II (400 mil)

– 54-pin TSOP II (400 mil) Pb-free,

RoHS-compliant

– 54-ball VFBGA 8mm x 8mm

(x16 only)

– 54-ball VFBGA 8mm x 16mm, Pb-

free, RoHS-compliant (x16 only)

• Timing – cycle time

– 6ns @ CL = 3 (x16 only)

– 7.5ns @ CL = 3 (PC133)

– 7.5ns @ CL = 2 (PC133)

• Self refresh

– Standard

– Low power

• Operating temperature range

– Industrial (–40˚C to +85˚C)

– Automotive (–40˚C to +105˚C)

• Revision

Notes:

Marking

8M8

4M16

-6A

-75

-7E

None

AIT

AAT

1. See Micron technical note TN-48-05 on

Micron's Web site.

2. Off-center parting line.

3. Contact Micron for availability.

Table 1: Key Timing Parameters

CL = CAS (READ) latency

Speed Grade

-6A

-7E

-75

-7E

-75

Clock

Frequency

167 MHz

143 MHz

133 MHz

100 MHz

Access Time

CL = 2

–

5.4ns

6ns

CL = 3

5.5ns

5.4ns

–

Setup Time

1.5ns

Hold Time

1ns

0.8ns

09005aef84942e37

64mb_ait_aat_sdr.pdf - Rev. D 6/18 EN

Products and specifications discussed herein are subject to change by Micron without notice.

Micron Technology, Inc. reserves the right to change products or specifications without notice.

64Mb: x8, x16 SDRAM

Features

Contents

Important Notes and Warnings ......................................................................................................................... 7

General Description ......................................................................................................................................... 7

Automotive Temperature .............................................................................................................................. 8

Functional Block Diagrams ............................................................................................................................... 9

Pin and Ball Assignments and Descriptions ..................................................................................................... 11

Package Dimensions ....................................................................................................................................... 14

Temperature and Thermal Impedance ............................................................................................................ 16

Electrical Specifications .................................................................................................................................. 19

Electrical Specifications – I

Parameters ........................................................................................................ 21

Electrical Specifications – AC Operating Conditions ......................................................................................... 23

Functional Description ................................................................................................................................... 27

Commands .................................................................................................................................................... 28

COMMAND INHIBIT .................................................................................................................................. 28

NO OPERATION (NOP) ............................................................................................................................... 29

LOAD MODE REGISTER (LMR) ................................................................................................................... 29

ACTIVE ...................................................................................................................................................... 29

READ ......................................................................................................................................................... 30

WRITE ....................................................................................................................................................... 31

PRECHARGE .............................................................................................................................................. 32

BURST TERMINATE ................................................................................................................................... 32

Truth Tables ................................................................................................................................................... 33

Initialization .................................................................................................................................................. 38

Mode Register ................................................................................................................................................ 40

Burst Length .............................................................................................................................................. 42

Burst Type .................................................................................................................................................. 42

CAS Latency ............................................................................................................................................... 44

Operating Mode ......................................................................................................................................... 44

Write Burst Mode ....................................................................................................................................... 44

Bank/Row Activation ...................................................................................................................................... 45

READ Operation ............................................................................................................................................. 46

WRITE Operation ........................................................................................................................................... 55

Burst Read/Single Write .............................................................................................................................. 62

PRECHARGE Operation .................................................................................................................................. 63

Auto Precharge ........................................................................................................................................... 63

AUTO REFRESH Operation ............................................................................................................................. 75

SELF REFRESH Operation ............................................................................................................................... 77

Power-Down .................................................................................................................................................. 79

Clock Suspend ............................................................................................................................................... 80

Revision History ............................................................................................................................................. 83

Rev. D – 6/18 .............................................................................................................................................. 83

Rev. C – 11/13 ............................................................................................................................................. 83

Rev. B – 3/12 ............................................................................................................................................... 83

Rev. A – 12/11 ............................................................................................................................................. 83

09005aef84942e37

64mb_ait_aat_sdr.pdf - Rev. D 6/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

64Mb: x8, x16 SDRAM

Features

List of Figures

Figure 1: 8 Meg x 8 Functional Block Diagram ................................................................................................... 9

Figure 2: 4 Meg x 16 Functional Block Diagram ............................................................................................... 10

Figure 3: 54-Pin TSOP (Top View) .................................................................................................................. 11

Figure 4: 54-Ball VFBGA x16 (Top View) ......................................................................................................... 12

Figure 5: 54-Pin Plastic TSOP (400 mil) – Package Codes TG/P ......................................................................... 14

Figure 6: 54-Ball VFBGA (8mm x 8mm) – Package Codes F4/B4 ....................................................................... 15

Figure 7: Example: Temperature Test Point Location, 54-Pin TSOP (Top View) ................................................. 17

Figure 8: Example: Temperature Test Point Location, 54-Ball VFBGA (Top View) .............................................. 18

Figure 9: ACTIVE Command .......................................................................................................................... 29

Figure 10: READ Command ........................................................................................................................... 30

Figure 11: WRITE Command ......................................................................................................................... 31

Figure 12: PRECHARGE Command ................................................................................................................ 32

Figure 13: Initialize and Load Mode Register .................................................................................................. 39

Figure 14: Mode Register Definition ............................................................................................................... 41

Figure 15: CAS Latency .................................................................................................................................. 44

Figure 16: Example: Meeting

RCD (MIN) When 2 <

RCD (MIN)/

CK < 3 .......................................................... 45

Figure 17: Consecutive READ Bursts .............................................................................................................. 47

Figure 18: Random READ Accesses ................................................................................................................ 48

Figure 19: READ-to-WRITE ............................................................................................................................ 49

Figure 20: READ-to-WRITE With Extra Clock Cycle ......................................................................................... 50

Figure 21: READ-to-PRECHARGE .................................................................................................................. 50

Figure 22: Terminating a READ Burst ............................................................................................................. 51

Figure 23: Alternating Bank Read Accesses ..................................................................................................... 52

Figure 24: READ Continuous Page Burst ......................................................................................................... 53

Figure 25: READ – DQM Operation ................................................................................................................ 54

Figure 26: WRITE Burst ................................................................................................................................. 55

Figure 27: WRITE-to-WRITE .......................................................................................................................... 56

Figure 28: Random WRITE Cycles .................................................................................................................. 57

Figure 29: WRITE-to-READ ............................................................................................................................ 57

Figure 30: WRITE-to-PRECHARGE ................................................................................................................. 58

Figure 31: Terminating a WRITE Burst ............................................................................................................ 59

Figure 32: Alternating Bank Write Accesses ..................................................................................................... 60

Figure 33: WRITE – Continuous Page Burst ..................................................................................................... 61

Figure 34: WRITE – DQM Operation ............................................................................................................... 62

Figure 35: READ With Auto Precharge Interrupted by a READ ......................................................................... 64

Figure 36: READ With Auto Precharge Interrupted by a WRITE ........................................................................ 65

Figure 37: READ With Auto Precharge ............................................................................................................ 66

Figure 38: READ Without Auto Precharge ....................................................................................................... 67

Figure 39: Single READ With Auto Precharge .................................................................................................. 68

Figure 40: Single READ Without Auto Precharge ............................................................................................. 69

Figure 41: WRITE With Auto Precharge Interrupted by a READ ........................................................................ 70

Figure 42: WRITE With Auto Precharge Interrupted by a WRITE ...................................................................... 70

Figure 43: WRITE With Auto Precharge ........................................................................................................... 71

Figure 44: WRITE Without Auto Precharge ..................................................................................................... 72

Figure 45: Single WRITE With Auto Precharge ................................................................................................. 73

Figure 46: Single WRITE Without Auto Precharge ............................................................................................ 74

Figure 47: Auto Refresh Mode ........................................................................................................................ 76

Figure 48: Self Refresh Mode .......................................................................................................................... 78

Figure 49: Power-Down Mode ........................................................................................................................ 79

Figure 50: Clock Suspend During WRITE Burst ............................................................................................... 80

09005aef84942e37

64mb_ait_aat_sdr.pdf - Rev. D 6/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

MT48LC4M16A2P-7E AIT:J Related Products

	MT48LC4M16A2P-7E AIT:J	MT48LC4M16A2P-6A AAT:J TR	MT48LC4M16A2P-6A AIT:J TR	MT48LC4M16A2P-7E AIT:J TR	MT48LC4M16A2P-6A AAT:J	MT48LC4M16A2P-6A AIT:J
Description	IC DRAM 64M PARALLEL 54TSOP	IC DRAM 64M PARALLEL 54TSOP	IC DRAM 64M PARALLEL 54TSOP	IC DRAM 64M PARALLEL 54TSOP	IC DRAM 64M PARALLEL 54TSOP	IC DRAM 64M PARALLEL 54TSOP
memory type	Volatile	Volatile	Volatile	Volatile	Volatile	Volatile
memory format	DRAM	DRAM	DRAM	DRAM	DRAM	DRAM
technology	SDRAM	SDRAM	SDRAM	SDRAM	SDRAM	SDRAM
storage	64Mb （4M x 16）	64Mb （4M x 16）	64Mb （4M x 16）	64Mb （4M x 16）	64Mb （4M x 16）	64Mb （4M x 16）
Clock frequency	143MHz	167MHz	167MHz	143MHz	167MHz	167MHz
Write cycle time - words, pages	14ns	12ns	12ns	14ns	12ns	12ns
interview time	5.4ns	5.4ns	5.4ns	5.4ns	5.4ns	5.4ns
memory interface	in parallel	in parallel	in parallel	in parallel	in parallel	in parallel
Voltage - Power	3 V ~ 3.6 V	3 V ~ 3.6 V	3 V ~ 3.6 V	3 V ~ 3.6 V	3 V ~ 3.6 V	3 V ~ 3.6 V
Operating temperature	-40°C ~ 85°C（TA）	-40°C ~ 105°C（TA）	-40°C ~ 85°C（TA）	-40°C ~ 85°C（TA）	-40°C ~ 105°C（TA）	-40°C ~ 85°C（TA）
Installation type	surface mount	surface mount	surface mount	surface mount	surface mount	surface mount
Package/casing	54-TSOP (0.400", 10.16mm wide)	54-TSOP (0.400", 10.16mm wide)	54-TSOP (0.400", 10.16mm wide)	54-TSOP (0.400", 10.16mm wide)	54-TSOP (0.400", 10.16mm wide)	54-TSOP (0.400", 10.16mm wide)
Supplier device packaging	54-TSOP II	54-TSOP II	54-TSOP II	54-TSOP II	54-TSOP II	54-TSOP II

Recommended Resources

Circuit a using bidirectional thyristor speed regulation

Demonstration comparator circuit

Application circuit schematic diagram

Energy-saving emergency fluorescent lamp power circuit

Absolutely usable switching power supply: Venus C7428 power supply

Three-band graphic equalizer

pic18 starterkit learning 0x09 - serial port receiving: [i=s]This post was last edited by mzb2012 on 2016-11-30 23:44[/i] [size=3][size=5]1. Introduction[/size] Serial port reception is performed through interrupts. This time the task is to send a string t...; mzb2012 Microchip MCU

Analog Electronic Circuits Chapter 4 Integrated Operational Amplifier Circuits: Analog Electronic Circuits Chapter 4 Integrated Operational Amplifier CircuitsSection 1 Learning Requirements Section 2 Constant Current Source in Integrated Operational Amplifier Section 3 Differenti...; fighting Analog electronics

PCB Basic Learning Series: Protel 99 to Gerber File: PCB Basic Learning Series: Protel 99 to Gerber File Tutorial, welcome to download, learn and communicate! (Click on the attachment to download)...; jlcgwc PCB Design

Samples from me: STPS20L40CF STPS2L25U STPS3045CT STPS30L30CG STPS340B: STPS0520M ST 05+ STPS0520Z ST 05+ STPS0540Z ST 05+ STPS10150CT ST 05+ STPS1045B ST 05+ STPS1045D ST 05+ STPS10L25D ST 05+ STPS10L40CT ST 05+ STPS10L60D ST 05+ STPS1100U ST 05+ STPS1150 ST 05+ STPS1204...; RXKFZGS Analogue and Mixed Signal

usart1 remap: I am using the Shenzhou IV development board, which provides a routine using the usart1 default port on the CD.The board I made myself uses usart1 remapI want to port the routines in the CD to my boar...; dong_j_t stm32/stm8

Design of infrared communication circuit for single chip microcomputer: The circuit introduced in this article is a practical circuit used for time calibration and meter reading in time-sharing electricity meters. It is simple and practical. Using the asynchronous communi...; Aguilera Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components