DTS24Y19-11XD [V001] datasheet, PDF

DTS24Y19-11XD [V001]: DescriptionHERM RECP; CategoryThe connector; File Size856KB，17 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

DTS24Y19-11XD [V001] Overview

HERM RECP

Parameter Name	Attribute value
Connector System	line to panel, line to panel
Sealable	yes
Connectors and terminals terminate to	Wires and cables
Housing size	19
Housing type	Lock nut female end
Number of Positions	11
Number of power supply locations	0
Number of signal positions	11
Pre-installed	no
Shell material	Stainless steel
Insulation Materials	Glass
Sealed	yes
Contact Current Rating (Max) (A)	13
reverse polarity	standard
Terminal layout	19 – 11
Terminal type	eyelet pin
polar code	D
Joint alignment type	keying
Joint fixation type	Thread
Location monitoring	0°
Cable size (AWG)	16 – 20
Working group temperature range	-65 – 200 °C [ -85 – 392 °F ]
Circuit Application	Signal

[Study ufun_2] STM32CUBEMX configuration software chip generates C code: [i=s]This post was last edited by boming on 2016-7-29 19:45[/i] 1. Open CubeMX software and create a new project 2. Select the model 4. Save it 5. Click on the pin, a dialog box pops up, select the pi...; boming stm32/stm8

Help with the problem of watchdog not being cleared: The program is as followsAt the beginningWDTCTL = WDT_ARST_1000; //OPEN WDT, 1SECOND RESET// WDTCTL=WDTPW +WDTHOLD;FLL_CTL0 |= XCAP18PF;while(1){_BIS_SR(LPM3_bits); // Enter LPM3WDTCTL = WDTPW+WDTHOLD...; ziyangcao Microcontroller MCU

Smart answering machine: Design an 8-way answer timer (1) When a contestant presses the answer switch, the corresponding display light will light up and a sound will be heard. At this time, the answerer will no longer accept ...; 想你寂寞 FPGA/CPLD

CCS link error: My file linking error:The prompt message is as follows:>> watchdog.cmd: error: system error, can\'t open file \'vectors.obj\' for input:No such file or directory>> Compilation failureMy files are as f...; svfya DSP and ARM Processors

[Xiaomeige FPGA Advanced Tutorial] Chapter 1 FPGA Matrix Keyboard Driver Design and Verification: [align=center][color=#000][size=15px][b][size=6]FPGA Matrix Keyboard Driver Design and Verification[/size][/b][/size][/color][/align] [align=center][color=#000][size=15px]This article was contributed ...; 芯航线跑堂 FPGA/CPLD

PoE and PoE+, an article to understand Power over Ethernet: By combining power delivery and communications over a single Cat3 or Cat5 cable, engineers can quickly build Ethernet networks at a lower cost and with less maintenance than would be possible with sep...; Jacktang RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components