S29GL01GT12TFVV13 datasheet, PDF

Datasheet> All Categories > semiconductor> Memory IC> NOR flash memory> S29GL01GT12TFVV13

S29GL01GT12TFVV13: DescriptionNOR FlashNor; Categorysemiconductor Memory IC NOR flash memory; File Size2MB，106 Pages; ManufacturerCypress Semiconductor; Environmental Compliance

Download Datasheet Parametric View All

S29GL01GT12TFVV13 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	S29GL01GT12TFVV13	-	-	View	Buy Now

S29GL01GT12TFVV13 Overview

NOR FlashNor

S29GL01GT12TFVV13 Parametric

Parameter Name	Attribute value
Maker	Cypress Semiconductor
Product Category	NOR flash memory
Installation style	SMD/SMT
Package/box	TSOP-56
series	S29GL01GT
storage	1 Gbit
Interface Type	Parallel
Timing type	Asynchronous
Data bus width	8 bit/16 bit
Supply voltage - min.	2.7 V
Supply voltage - max.	3.6 V
Supply current—max.	100 mA
Minimum operating temperature	- 40 C
Maximum operating temperature	+ 105 C
Encapsulation	Reel
storage type	NOR
speed	120 ns
standard	Common Flash Interface (CFI)
Factory packaging quantity	1000

Preview

Download Datasheet

View All

S29GL01GT/S29GL512T

1 Gbit (128 Mbyte), 512 Mbit (64 Mbyte)

GL-T MirrorBit

Eclipse™ Flash

General Description

The Cypress

S29GL01GT/512T are MirrorBit

Eclipse™ flash products fabricated on 45 nm process technology. These devices

offer a fast page access time as fast as 15 ns, with a corresponding random access time as fast as 100 ns. They feature a Write

Buffer that allows a maximum of 256 words/512 bytes to be programmed in one operation, resulting in faster effective programming

time than standard programming algorithms. This makes these devices ideal for today’s embedded applications that require higher

density, better performance, and lower power consumption.

Distinctive Characteristics



45 nm MirrorBit Eclipse Technology



Single supply (V

) for read / program / erase (2.7 V to

3.6 V)



Versatile I/O feature

– Wide I/O voltage range (V

): 1.65 V to V



x8/x16 data bus



Asynchronous 32-byte Page read



512-byte Programming Buffer

– Programming in Page multiples, up to a maximum of 512

bytes



Single word and multiple program on same word options



Automatic Error Checking and Correction (ECC) — internal

hardware ECC with single bit error correction



Sector Erase

– Uniform 128-kbyte sectors



Suspend and Resume commands for Program and Erase

operations



Status Register, Data Polling, and Ready/Busy pin methods

to determine device status



Advanced Sector Protection (ASP)

– Volatile and non-volatile protection methods for each

sector



Separate 2048-byte One Time Program (OTP) array

– Four lockable regions (SSR0 - SSR3)

– SSR0 is Factory Locked

– SSR3 is Password Read Protect



Common Flash Interface (CFI) parameter table



Temperature Range / Grade:

– Industrial (40 °C to +85 °C)

– Industrial Plus (40 °C to +105 °C)

– Extended (40 °C to +125 °C)

– Automotive, AEC-Q100 Grade 3 (–40 °C to +85 °C)

– Automotive, AEC-Q100 Grade 2 (–40 °C to +105 °C)



100,000 Program / Erase Cycles



20-year data retention



Packaging Options

– 56-pin TSOP

– 64-ball LAA Fortified BGA, 13 mm



11 mm

– 64-ball LAE Fortified BGA, 9 mm



9 mm

– 56-ball VBU Fortified BGA, 9 mm



7 mm

Cypress Semiconductor Corporation

Document Number: 002-00247 Rev. *I

•

198 Champion Court

•

San Jose

CA 95134-1709

•

408-943-2600

Revised May 24, 2017

S29GL01GT/S29GL512T

Table 1.1 S29GL-T Address Map

x16

Type

Address within Page

Address within Write Buffer

Page

Write-Buffer-Line

Sector

Count

256

4096 per Sector

256 per Sector

1024 (1 Gb)

512 (512 Mb)

Addresses

A3–A0

A7–A0

A15–A4

A15–A8

Amax–A16

Count

512

4096 per Sector

256 per Sector

1024 (1 Gb)

512 (512 Mb)

Addresses

A3–A1

A7–A1

A15–A4

A15–A8

Amax–A16

The device control logic is subdivided into two parallel operating sections, the Host Interface Controller (HIC) and the Embedded

Algorithm Controller (EAC). HIC monitors signal levels on the device inputs and drives outputs as needed to complete read and write

data transfers with the host system. HIC delivers data from the currently entered address space on read transfers; places write

transfer address and data information into the EAC command memory; notifies the EAC of power transition, hardware reset, and

write transfers. The EAC looks in the command memory, after a write transfer, for legal command sequences and performs the

related Embedded Algorithms.

Changing the non-volatile data in the memory array requires a complex sequence of operations that are called Embedded

Algorithms (EA). The algorithms are managed entirely by the device internal EAC. The main algorithms perform programming and

erase of the main array data. The host system writes command codes to the flash device address space. The EAC receives the

commands, performs all the necessary steps to complete the command, and provides status information during the progress of an

EA.

The erased state of each memory bit is a logic 1. Programming changes a logic 1 (High) to a logic 0 (Low). Only an Erase operation

is able to change a 0 to a 1. An erase operation must be performed on an entire 128-kbyte aligned and length group of data call a

Sector. When shipped from Cypress all Sectors are erased.

Programming is done via a 512-byte Write Buffer. In x16 it is possible to write from 1 to 256 words, anywhere within the Write Buffer

before starting a programming operation. Within the flash memory array, each 512-byte aligned group of 512 bytes is called a Line.

In x8 it is possible to write from 1 to 256 bytes, anywhere within the Write Buffer before starting a program operation. A programming

operation transfers volatile data from the Write Buffer to a non-volatile memory array Line. The operation is called Write Buffer

Programming.

As the device transfers each 32-byte aligned page of data that was loaded into the Write buffer to the 512-byte Flash array line,

internal logic programs an ECC Code for the Page into a portion of the memory array not visible to the host system software. The

internal logic checks the ECC information during the initial access of every array read operation. If needed, the ECC information

corrects a one bit error during the initial access time.

The Write Buffer is filled with 1’s after reset or the completion of any operation using the Write Buffer. Any locations not written to a 0

by a Write to Buffer command are by default still filled with 1’s. Any 1’s in the Write Buffer do not affect data in the memory array

during a programming operation.

As each Page of data that was loaded into the Write Buffer is transferred to a memory array Line.

Sectors may be individually protected from program and erase operations by the Advanced Sector Protection (ASP) feature set.

ASP provides several, hardware and software controlled, volatile and non-volatile, methods to select which sectors are protected

from program and erase operations.

Document Number: 002-00247 Rev. *I

Page 5 of 105

Recommended Resources

An electric motor energy consumption braking circuit diagram

Light controlled thyristor photosensitive normally open AC contactor

Typical application circuit polarity conversion circuit diagram of LT1111

Digital multimeter temperature measurement additional circuit

Dawn voice controlled dog circuit

Low frequency millivoltmeter circuit

A novice would like to ask how to write the minimization and restoration of the main window in EVC?: Dear experts, please give me some advice......; 核桃佳子 Embedded System

Request waveform test code: Hey guys, I'm a novice, now I want to use C8051 to write a code under Keil. To achieve the following functions: input a waveform, such as a square wave, we can know the frequency and number of this wa...; binghai1029 Embedded System

dac0832 uses direct pass, the reference is 3.3v, but why is the first stage amplification only 1.6v after inputting 8 high levels?: Using dac0832 and lm324...; excaliburl Analogue and Mixed Signal

Know a little about rail-to-rail operational amplifiers: [size=4] There is a special class of amplifiers that have very low headroom requirements, called rail-to-rail amplifiers. [/size] [size=4] Because of their unique ability to operate at the extremes of...; Jacktang Analogue and Mixed Signal

pic18 starterkit learning 0x0F——SPI: [i=s]This post was last edited by mzb2012 on 2016-12-10 00:03[/i] [size=5]1. Introduction[/size][size=3]SPI is the abbreviation of Serial Peripheral Interface in English. As the name suggests, it is a...; mzb2012 Microchip MCU

Paper-thin display photonic ink enables colorful e-paper: Electronic paper made of photonic ink can modulate its own pixels into various colors.According to the American magazine "Technology Review", Canadian scientists have recently used photonic crystals t...; xyh_521 Creative Market

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components