C103YY datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Trigger device> C103YY

Preview

C103YY: DescriptionSILICON CONTROLLED RECTIFIER; CategoryAnalog mixed-signal IC Trigger device; File Size119KB，2 Pages; ManufacturerCentral Semiconductor

Download Datasheet Parametric Compare View All

C103YY Overview

SILICON CONTROLLED RECTIFIER

C103YY Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Central Semiconductor
Parts packaging code	TO-92
package instruction	PLASTIC PACKAGE-3
Contacts	3
Reach Compliance Code	_compli
ECCN code	EAR99
Configuration	SINGLE
Maximum DC gate trigger current	0.2 mA
Maximum DC gate trigger voltage	0.8 V
Maximum holding current	5 mA
JEDEC-95 code	TO-92
JESD-30 code	O-PBCY-T3
JESD-609 code	e0
Number of components	1
Number of terminals	3
Maximum on-state current	800 A
Package body material	PLASTIC/EPOXY
Package shape	ROUND
Package form	CYLINDRICAL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum rms on-state current	0.8 A
Off-state repetitive peak voltage	60 V
Repeated peak reverse voltage	60 V
surface mount	NO
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger device type	SCR

Preview

Download Datasheet

View All

DATA SHEET

C103Y

C103YY

C103A

C103B

SILICON CONTROLLED RECTIFIER

0.8 AMP, 30 THRU 200 VOLTS

TO-92 CASE

DESCRIPTION

The CENTRAL SEMICONDUCTOR C103 Series types are Epoxy Molded Silicon Controlled Rectifiers designed for

control systems and sensing circuit applications.

MAXIMUM RATINGS (TC=25°C unless otherwise noted)

Peak Repetitive Off-State Voltage

RMS On-State Current (TC=60°C)

Peak One Cycle Surge

Peak Forward Gate Current

Peak Reverse Gate Voltage

Peak Gate Power Dissipation (tp=8.3ms)

Average Gate Power Dissipation

Storage Temperature

Junction Temperature

SYMBOL

VDRM, VRRM

IT(RMS)

ITSM

IGM

VGM

PGM

PG(AV)

Tstg

TJ

C103Y

30

C103YY

C103A

60

100

0.8

8.0

0.5

8.0

1.0

0.01

-65 to +150

-65 to +125

C103B

200

UNITS

V

A

V

W

°C

ELECTRICAL CHARACTERISTICS (TC=25°C unless otherwise noted)

SYMBOL

IDRM, IRRM

IGT

IH

VGT

VTM

dv/dt

TEST CONDITIONS

Rated VDRM, VRRM, RGK=1KΩ

Rated VDRM, VRRM, TC=125°C, RGK=1KΩ

VD=6.0V, RL=100Ω, RGK=1KΩ

VD=6.0V, RL=100Ω, RGK=1KΩ, TC=-65°C

RGK=1KΩ

RGK=1KΩ, TC=-65°C

VD=6.0V, RL=100Ω

VD=6.0V, RL=100Ω, TC=-65°C

VD=6.0V, RL=1KΩ, TC=125°C

ITM=1.0A

VD=VDRM, TC=125°C, RGK=1KΩ

0.1

1.5

20

MIN

TYP

MAX

1.0

50

200

500

5.0

10

0.8

1.0

UNITS

µA

mA

V

V/µs

(SEE REVERSE SIDE)

R0

C103YY Related Products

	C103YY	C103A	C103B	C103Y
Description	SILICON CONTROLLED RECTIFIER	SILICON CONTROLLED RECTIFIER	SILICON CONTROLLED RECTIFIER	SILICON CONTROLLED RECTIFIER
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible
Parts packaging code	TO-92	TO-92	TO-92	TO-92
package instruction	PLASTIC PACKAGE-3	CYLINDRICAL, O-PBCY-T3	PLASTIC PACKAGE-3	PLASTIC PACKAGE-3
Contacts	3	3	3	3
Reach Compliance Code	_compli	_compli	_compli	_compli
ECCN code	EAR99	EAR99	EAR99	EAR99
Configuration	SINGLE	SINGLE	SINGLE	SINGLE
Maximum DC gate trigger current	0.2 mA	0.2 mA	0.2 mA	0.2 mA
Maximum DC gate trigger voltage	0.8 V	0.8 V	0.8 V	0.8 V
Maximum holding current	5 mA	5 mA	5 mA	5 mA
JEDEC-95 code	TO-92	TO-92	TO-92	TO-92
JESD-30 code	O-PBCY-T3	O-PBCY-T3	O-PBCY-T3	O-PBCY-T3
JESD-609 code	e0	e0	e0	e0
Number of components	1	1	1	1
Number of terminals	3	3	3	3
Maximum on-state current	800 A	800 A	800 A	800 A
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
Package shape	ROUND	ROUND	ROUND	ROUND
Package form	CYLINDRICAL	CYLINDRICAL	CYLINDRICAL	CYLINDRICAL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum rms on-state current	0.8 A	0.8 A	0.8 A	0.8 A
Off-state repetitive peak voltage	60 V	100 V	200 V	30 V
Repeated peak reverse voltage	60 V	100 V	200 V	30 V
surface mount	NO	NO	NO	NO
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Trigger device type	SCR	SCR	SCR	SCR
Maker	Central Semiconductor	-	Central Semiconductor	Central Semiconductor
Nominal circuit commutation break time	-	15 µs	15 µs	15 µs
Maximum leakage current	-	0.001 mA	0.001 mA	0.001 mA
On-state non-repetitive peak current	-	8 A	8 A	8 A
Maximum operating temperature	-	125 °C	125 °C	125 °C
Minimum operating temperature	-	-60 °C	-60 °C	-60 °C

Recommended Resources

Simple and effective power supply phase loss protection circuit

Illuminance meter circuit diagram

New ZTE GDH motor protector test circuit

DC and DC converter circuit diagram using synchronous rectifier module

Multiplier circuit diagram composed of multiplier MPY600

380V 50Hz 3A phase sequence fixed circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components