a
FEATURES
+3 V, +5 V, 5 V Power Supplies
V
SS
to V
DD
Analog Signal Range
Low On Resistance (30 max)
Fast Switching Times
t
ON
75 ns max
t
OFF
45 ns max
Low Power Dissipation (1.5 W max)
Break-Before-Make Construction
ESD > 5000 V as per Military Standard 3015.7
TTL and CMOS Compatible Inputs
APPLICATIONS
Automatic Test Equipment
Data Acquisition Systems
Communication Systems
Avionics and Military Systems
Microprocessor Controlled Analog Systems
Medical Instrumentation
Battery Powered Instruments
Remote Powered Equipment
Compatible with 5 V DACs and ADCs such as
AD7840/8, AD7870/1/2/4/5/6/8
GENERAL DESCRIPTION
3 V/5 V, 4/8 Channel High
Performance Analog Multiplexers
ADG608/ADG609
FUNCTIONAL BLOCK DIAGRAMS
ADG608
S1
S1A
DA
S4A
D
S1B
DB
S8
1 OF 8
DECODER
ADG609
S4B
1 OF 4
DECODER
A0 A1 A2 EN
A0 A1 EN
The ability to operate from single +3 V, +5 V or
±
5 V bipolar
supplies makes the ADG608 and ADG609 perfect for use in
battery operated instruments and with the new generation of
DACs and ADCs from Analog Devices. The use of 5 V sup-
plies and reduced operating currents gives much lower power
dissipation than devices operating from
±
15 V supplies.
PRODUCT HIGHLIGHTS
The ADG608 and ADG609 are monolithic CMOS analog mul-
tiplexers comprising eight single channels and four differential
channels respectively, fully specified for
±
5 V, +5 V and +3 V
power supplies. The ADG608 switches one of eight inputs to a
common output as determined by the 3-bit binary address lines
A0, A1 and A2. The ADG609 switches one of four differential
inputs to a common differential output as determined by the
2-bit binary address lines A0 and A1. An EN input on both de-
vices is used to enable or disable the device. When disabled, all
channels are switched OFF. All the address and enable inputs
are TTL compatible over the full specified operating tempera-
ture range, making the parts suitable for bus-controlled systems
such as data acquisition systems, process controls, avionics and
ATEs since the TTL compatible address inputs simplify the digital
interface design and reduce the board space requirements.
The ADG608/ADG609 are designed on an enhanced LC
2
MOS
process that provides low power dissipation yet gives high
switching speed and low on resistance. Each channel conducts
equally well in both directions when ON and has an input signal
range which extends to the supplies. In the OFF condition, sig-
nal levels up to the supplies are blocked. All channels exhibit
break-before-make switching action preventing momentary
shorting when switching channels. Inherent in the design is low
charge injection for minimum transients when switching the
digital inputs.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
1. Extended Signal Range
The ADG608/ADG609 are fabricated on an enhanced
LC
2
MOS process giving an increased signal range which
extends to the supplies.
2. Low Power Dissipation
3. Low R
ON
4. Fast Switching Times
5. Break-Before-Make Switching
Switches are guaranteed break-before-make so that input
signals are protected against momentary shorting.
6. Single/Dual Supply Operation
ORDERING GUIDE
Model
ADG608BN
ADG608BR
ADG608BRU
ADG608TRU
ADG609BN
ADG609BR
ADG609BRU
Temperature Range
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–55°C to +125°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
Package Option*
N-16
R-16A
RU-16
RU-16
N-16
R-16A
RU-16
*N = Plastic DIP; RU = Thin Shrink Small Outline Package (TSSOP);
R = 0.15" Small Outline IC (SOIC).
© Analog Devices, Inc., 1995
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703
ADG608/ADG609
ABSOLUTE MAXIMUM RATINGS
1
(T
A
= +25°C unless otherwise noted)
V
DD
to V
SS
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +13 V
V
DD
to GND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +6.5 V
V
SS
to GND . . . . . . . . . . . . . . . . . . . . . . . . . +0.3 V to –6.5 V
Analog, Digital Inputs
2
. . . . . . . . . . . . . . –0.3 V to V
DD
+ 2 V
or 20 mA, Whichever Occurs First
Continuous Current, S or D . . . . . . . . . . . . . . . . . . . . 20 mA
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle Max) . . . . . . . . . . 40 mA
Operating Temperature Range
Industrial (B Version) . . . . . . . . . . . . . . . . –40°C to +85°C
Extended (T Version) . . . . . . . . . . . . . . . – 55°C to +125°C
Storage Temperature Range . . . . . . . . . . . . –65°C to +150°C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . +150°C
Plastic DIP Package
θ
JA
, Thermal Impedance . . . . . . . . . . . . . . . . . . . . 117°C/W
Lead Temperature, Soldering (10 sec) . . . . . . . . . . +260°C
SOIC Package
θ
JA
, Thermal Impedance . . . . . . . . . . . . . . . . . . . . . . 77°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . +215°C
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . +220°C
TSSOP Package
θ
JA
, Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 158°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . +215°C
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . +220°C
ESD Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >5000 V
NOTES
1
Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those listed in the
operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
Only one absolute maximum rating may be applied at any one time.
2
Overvoltages at A, S, D or EN will be clamped by internal diodes. Current should
be limited to the maximum ratings given.
Table I. ADG608 Truth Table
A2
A1
A0
EN
ON SWITCH
Table II. ADG609 Truth Table
A1
X
0
0
1
1
A0
X
0
1
0
1
EN
0
1
1
1
1
ON SWITCH PAIR
NONE
1
2
3
4
X
0
0
0
0
1
1
1
1
X
0
0
1
1
0
0
1
1
X
0
1
0
1
0
1
0
1
0
1
1
1
1
1
1
1
1
NONE
1
2
3
4
5
6
7
8
X = Don’t Care
X = Don’t Care
PIN CONFIGURATIONS
DIP/SOIC/TSSOP
A0
EN
V
SS
S1
S2
S3
S4
D
1
2
3
4
5
6
7
8
16 A1
15 A2
14 GND
13 V
DD
TOP VIEW
(Not to Scale) 12 S5
11 S6
10 S7
9 S8
DIP/SOIC/TSSOP
A0
EN
V
SS
S1A
S2A
S3A
S4A
DA
1
2
3
4
5
6
7
8
16 A1
15 GND
14 V
DD
13 S1B
TOP VIEW
(Not to Scale) 12 S2B
11 S3B
10 S4B
9 DB
ADG608
ADG609
REV. A
–5–
京公网安备 11010802033920号
EEWORLD
