EEWORLDEEWORLDEEWORLD

Part Number

Search

531WA1350M00DG

Description
CMOS/TTL Output Clock Oscillator, 1350MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531WA1350M00DG Overview

CMOS/TTL Output Clock Oscillator, 1350MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WA1350M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1350 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
TUSB1310 is the industry's first discrete SuperSpeed USB transceiver
The TUSB1310, the industry's first discrete SuperSpeed USB transceiver, works with the integrated digital core on these application processors while also enabling USB 3.0 functionality. TI is the only...
安_然 Analog electronics
Q&A on Connectivity: Mesh Networking and the Growth of IoT Devices
Wireless connectivity and the Internet of Things (IoT) have become one. According to IDC, by 2025, there will be 41.6 billion connected IoT devices or “things,” generating 79.4 zettabytes of data. Mes...
qwqwqw2088 RF/Wirelessly
How to upgrade the Central host using CC2541?
I know that the current OAD upgrade is only for slave machines. Is there any application routine or solution to upgrade the Central host?...
阳光守望者 Wireless Connectivity
Learning Analog++Reading Experience of "Operational Amplifier Noise Optimization Handbook"
[i=s] This post was last edited by dontium on 2015-1-23 11:10 [/i] I dare not say that I feel after reading a book! Baidu Library explains: After reading a book, an article, a paragraph, a video, or a...
dlyt03 Analogue and Mixed Signal
Zener diode
Zener diodeThe circuit symbol of the voltage regulator diode (also called Zener diode) is: This diode is a semiconductor device with very high resistance until the critical reverse breakdown voltage. ...
fighting Analog electronics
DIY oscilloscope TFT LCD debugging problem (debugged to normal)
DIY oscilloscope TFT LCD debugging problem Using Moen's DWF-280 LCD screen test program, I modified the TFT interface definition and initialization program to be able to display. There is still a smal...
disheng DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1077  206  585  2360  2075  22  5  12  48  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号