EEWORLDEEWORLDEEWORLD

Part Number

Search

PLL502-02HSI

Description
Low Phase Noise VCXO (24MHz to 50MHz)
File Size176KB,4 Pages
ManufacturerPLL (PhaseLink Corporation)
Download Datasheet View All

PLL502-02HSI Overview

Low Phase Noise VCXO (24MHz to 50MHz)

PLL502-02
Low Phase Noise VCXO (24MHz to 50MHz)
FEATURES
Low phase noise VCXO output for the 24MHz to
50MHz range (-130 dBc at 10kHz offset).
CMOS output.
12 to 25MHz crystal input.
Integrated variable capacitors.
Selectable High Drive (30mA) or Standard Drive
(10mA) output.
Wide pull range (+/- 250 ppm typ.).
Low jitter (RMS): 3ps period (1 sigma).
3.3V operation.
Available in 8-Pin SOIC.
PIN CONFIGURATION
XOUT
N/C
VCON
GND
1
2
3
4
8
7
6
5
XIN
N/C
VDD
CLK
PLL502-02
DESCRIPTION
The PLL502-02 is a low cost, high performance, low
phase noise VCXO, providing less than -130dBc at
10kHz offset in the 24MHz to 50MHz operating
range. The very low jitter (3 ps RMS period jitter)
makes this chip ideal for applications requiring volt-
age controlled frequency sources. Input crystal can
range from 12 to 25MHz (fundamental resonant
mode).
OUTPUT RANGE
MULTIPLIER
x2
FREQUENCY
RANGE
24 - 50MHz
OUTPUT
BUFFER
CMOS
BLOCK DIAGRAM
VCO
Divider
Reference
Divider
Phase
Comparator
Charge
Pump
Loop
Filter
VCO
CLK
XIN
XOUT
XTAL
OSC
VARICAP
OE
VCON
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 12/14/05 Page 1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1704  706  922  245  2036  35  15  19  5  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号