EEWORLDEEWORLDEEWORLD

Part Number

Search

P4C187-15JC

Description
ULTRA HIGH SPEED 64K x 1 STATIC CMOS RAMS
Categorystorage    storage   
File Size311KB,12 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Download Datasheet Parametric View All

P4C187-15JC Overview

ULTRA HIGH SPEED 64K x 1 STATIC CMOS RAMS

P4C187-15JC Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerPyramid Semiconductor Corporation
Parts packaging codeSOJ
package instruction0.300 INCH, PLASTIC, SOJ-24
Contacts24
Reach Compliance Codecompli
ECCN codeEAR99
Maximum access time15 ns
I/O typeSEPARATE
JESD-30 codeR-PDSO-J24
JESD-609 codee0
length15.875 mm
memory density65536 bi
Memory IC TypeSTANDARD SRAM
memory width1
Number of functions1
Number of terminals24
word count65536 words
character code64000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize64KX1
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Encapsulate equivalent codeSOJ24,.34
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
Maximum seat height3.7592 mm
Maximum standby current0.015 A
Minimum standby current4.5 V
Maximum slew rate0.16 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.5184 mm
P4C187/P4C187L
ULTRA HIGH SPEED 64K x 1
STATIC CMOS RAMS
FEATURES
Full CMOS, 6T Cell
High Speed (Equal Access and Cycle Times)
– 10/12/15/20/25/35/45 ns (Commercial)
– 12/15/20/25/35 /45 ns (Industrial)
– 15/20/25/35/45/55/70/85 ns (Military)
Low Power Operation
– 743 mW Active -10
– 660/770 mW Active for -12/15
– 550/660 mW Active for -20/25/35
– 193/220 mW Standby (TTL Input)
– 83/110 mW Standby (CMOS Input) P4C187
– 5.5 mW Standby (CMOS Input) P4C187L (Military)
Single 5V±10% Power Supply
Data Retention with 2.0V Supply (P4C187L
Military)
Separate Data I/O
Three-State Output
TTL Compatible Output
Fully TTL Compatible Inputs
Standard Pinout (JEDEC Approved)
– 22-Pin 300 mil DIP
– 24-Pin 300 mil SOJ
– 22-Pin 290x490 mil LCC
– 28-Pin 350x550 mil LCC
DESCRIPTION
The P4C187/P4C187L are 65, 536-bit ultra high speed
static RAMs organized as 64K x 1. The CMOS memories
require no clocks or refreshing and have equal access and
cycle times. The RAMs operate from a single 5V ± 10%
tolerance power supply. Data integrity is maintained for sup-
ply voltages down to 2.0V, typically drawing 10µA.
Access times as fast as 10 nanoseconds are available,
greatly enhancing system speeds. CMOS reduces power
consumption to a low 743mW active, 193/83mW standby
for TTL/CMOS inputs and only 5.5 mW standby for the
P4C187L.
The P4C187/P4C187L are available in 22-pin 300 mil DIP,
24-pin 300 mil SOJ, 22-pin and 28-pin LCC packages pro-
viding excellent board level densities.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATIONS
DIP (P3, D3, C3)
SOJ (J4)
LCC Pin configurations at end of datasheet.
Document #
SRAM111
REV B
1
Revised April 2007
[Repost] Some suggestions from an old electronic engineer
I have been an electronic engineer for more than ten years, but I am not very successful. Looking around, I don’t see many people who are very successful! Looking back on my career as an engineer, I a...
tecfighter Talking about work
LPC1500 experience +1. Getting the picture right - silkscreen errata
The silkscreen errata on the official website, are there any places that make you take detours?...
白丁 NXP MCU
Solution to CC2530 Z-STACK Fatal Error[e72]
In IAR 8.1, when builder Z-STACK based on CC2530F256 chip, if IAR environment is not set properly, the following error will occur: Fatal Error[e72]: Segment ZIGNV_ADDRESS_SPACE must be defined in a se...
Jacktang RF/Wirelessly
[Project source code] Make the PLL internal clock output through a dedicated pin
This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...
小梅哥 FPGA/CPLD
Wireless charging pad disassembly
Maybe many people are not familiar with wireless charging. I bought a wireless charging board a few days ago. I took it apart and analyzed it. It turned out to be not complicated. Needless to say, you...
dcexpert Making friends through disassembly
Emergency light with mobile phone charger
The charging management chip realizes charging control, and the light brightness control is realized by PWM. A single USB port is used to charge the mobile phone, and the voltage is converted to 5V....
张杰克 DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1759  1257  2010  849  1011  36  26  41  18  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号