EEWORLDEEWORLDEEWORLD

Part Number

Search

P4C150-10LC

Description
ULTRA HIGH SPEED 1K X 4 RESETTABLE STATIC CMOS RAM
File Size214KB,11 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Download Datasheet View All

P4C150-10LC Overview

ULTRA HIGH SPEED 1K X 4 RESETTABLE STATIC CMOS RAM

P4C150
ULTRA HIGH SPEED 1K X 4
RESETTABLE STATIC CMOS RAM
FEATURES
Full CMOS, 6T Cell
High Speed (Equal Access and Cycle Times)
– 10/12/15/20/25 ns (Commercial)
– 15/20/25/35 ns (Military)
Chip Clear Function
Low Power Operation
Single 5V ± 10% Power Supply
Separate Input and Output Ports
Three-State Outputs
Fully TTL Compatible Inputs and Outputs
Standard Pinout (JEDEC Approved)
– 24-Pin 300 mil DIP
– 24-Pin 300 mil SOIC
– 28-Pin LCC (350 x 550 mils)
– 24-Pin CERPACK
DESCRIPTION
The P4C150 is a 4,096-bit ultra high-speed static RAM
organized as 1K x 4 for high speed cache applications.
The RAM features a reset control to enable clearing all
words to zero within two cycle times. The CMOS memory
requires no clocks or refreshing, and has equal access
and cycle times. Inputs and outputs are fully TTL-
compatible. The RAM operates from a single 5V ± 10%
tolerance power supply.
Access times as fast as 10 nanoseconds are available
permitting greatly enhanced system operating speeds.
Time required to reset is only 20 ns for the 10 ns SRAM.
CMOS is used to reduce power consumption to a low
level.
The P4C150 is available in 24-pin 300 mil DIP and SOIC
packages providing excellent board level densities.
The device is also available in a 28-pin LCC package as
well as a 24-pin FLATPACK for military applications.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATIONS
DIP (P4, C4, D4), SOIC (S4)
CERPACK (F3) SIMILAR
LCC (L5)
Document #
SRAM105
REV A
1
Revised October 2005
Design state machines in Verilog language.
I read the one-stage, two-stage, and three-stage formulas in the book. The one-stage formula can make me understand that the current input controls the output. But the two-stage and three-stage formul...
cmflyme FPGA/CPLD
RF Analog Circuits Zhang Yuxing
RF Analog Circuits Zhang Yuxing----High Definition PDF...
xiahl1948 Analog electronics
430 I would like to ask you about the usage of the library functions for mathematical operations!!
Dear experts! I am new to single-chip C language programming. When I use 430F168 to process data, I use the arc sine function in the math function library. How much space does this library function ta...
liuchangjun1981 Microcontroller MCU
[Amplifier circuit learning] Overview of power amplifier circuit
The main task of various amplifier circuits is to obtain the largest possible unrealistic voltage signal on the load, and their main indicator is the voltage amplification factor. The main task of the...
七月七日晴 Analog electronics
【Work Experience】Open-drain circuit characteristics and applications
In circuit design, we often encounter the concepts of open drain and open collector. The "drain" mentioned in the concept of open drain circuit refers to the drain of MOS FET. Similarly, the "collecto...
clark Analog electronics
Learn Raspberry Pi 3 from the masters
I won't post the unboxing pictures. My PI3 arrived tonight. Since I don't have a keyboard, I installed a system. Just follow the post by @x1816. But there is one thing to note: when you unzip 2016-09-...
RCSN Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2898  949  2420  861  542  59  20  49  18  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号