1-146495-9 datasheet, PDF - EEWORLD Datasheet

1-146495-9: Description38 CONTACT(S), MALE, STRAIGHT BOARD STACKING CONNECTOR, SOLDER; CategoryThe connector The connector; File Size82KB，1 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com; Environmental Compliance

Download Datasheet Parametric View All

1-146495-9 Overview

38 CONTACT(S), MALE, STRAIGHT BOARD STACKING CONNECTOR, SOLDER

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	TE Connectivity
Reach Compliance Code	unknown
ECCN code	EAR99
Is Samacsys	N
Other features	AMPMODU
body width	0.192 inch
body length	1.884 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact completed and terminated	Gold (Au) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Dielectric withstand voltage	750VAC V
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	146495
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	15u inch
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	38
Base Number Matches	1

Using FPGA to measure time interval with high accuracy: Hello everyone, I would like to ask, has anyone used FPGA to make high-precision time measurements, with time intervals of 0.1ns or 10ps? I have seen literature showing that someone used FPGA to achie...; cqr FPGA/CPLD

[Jihai APM32E103VET6S MINI Development Board Review] Second post PLL and system clock questions: After a quick look at the Polaris data sheet, I have some questions about the PLL clock and system clock.Simply speaking, the maximum output clock of PLL should be 96MHZThe maximum system clock is 120...; 常见泽1 Domestic Chip Exchange

Regarding the issue of changing BMI of xmc1300 chip: Use the JLINK of xmc1300kit to program the port to in this mode and change its BMI. Can any expert explain how to do this?...; wr12306 Power technology

Universal emulation card CNIC-A2PX: Seek the truth, what is this thing?...; 百合2014 Download Centre

Ink screen calendar based on AB32 and RT-Thread, open source: Project Background This project is one of the participating projects in the [RT-Thread x RISC-V Application Innovation Competition] Project Introduction What problem does this project solve?Traditiona...; Fillmore Real-time operating system RTOS

Transistor common emitter amplifier circuit: [i=s]This post was last edited by S3S4S5S6 on 2020-8-25 15:51[/i]The figure below is a basic triode amplifier circuit. The circuit parameters are marked in the figure. C12 is 4.7pF. The other paramete...; S3S4S5S6 Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components