EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT70V639S10PRFI

Description
128K X 18 DUAL-PORT SRAM, 12 ns, PBGA208
Categorystorage   
File Size189KB,23 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

IDT70V639S10PRFI Overview

128K X 18 DUAL-PORT SRAM, 12 ns, PBGA208

IDT70V639S10PRFI Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals208
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage3.45 V
Minimum supply/operating voltage3.15 V
Rated supply voltage3.3 V
maximum access time12 ns
Processing package description15 × 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, FPBGA-208
stateACTIVE
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeGRID ARRAY, THIN PROFILE, FINE PITCH
surface mountYes
Terminal formBALL
Terminal spacing0.8000 mm
terminal coatingtin lead
Terminal locationBOTTOM
Packaging MaterialsPlastic/Epoxy
Temperature levelINDUSTRIAL
memory width18
organize128K × 18
storage density2.36E6 deg
operating modeASYNCHRONOUS
Number of digits131072 words
Number of digits128K
Memory IC typedual-port static random access memory
serial parallelparallel
HIGH-SPEED 3.3V 128K x 18
ASYNCHRONOUS DUAL-PORT
STATIC RAM
x
PRELIMINARY
IDT70V639S
Features
True Dual-Port memory cells which allow simultaneous
access of the same memory location
High-speed access
– Commercial: 10/12/15ns (max.)
– Industrial: 12/15ns (max.)
Dual chip enables allow for depth expansion without
external logic
IDT70V639 easily expands data bus width to 36 bits or
more using the Master/Slave select when cascading more
than one device
M/S = V
IH
for
BUSY
output flag on Master,
M/S = V
IL
for
BUSY
input on Slave
Busy and Interrupt Flags
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
UB
L
LB
L
x
x
x
x
x
x
x
x
x
x
x
x
x
x
Fully asynchronous operation from either port
Separate byte controls for multiplexed bus and bus
matching compatibility
Supports JTAG features compliant to IEEE 1149.1
– Due to limited pin count, JTAG is not supported on the
128-pin TQFP package.
LVTTL-compatible, single 3.3V (±150mV) power supply for
core
LVTTL-compatible, selectable 3.3V (±150mV)/2.5V (±100mV)
power supply for I/Os and control signals on each port
Available in a 128-pin Thin Quad Flatpack, 208-ball fine
pitch Ball Grid Array, and 256-ball Ball Grid Array
Industrial temperature range (–40°C to +85°C) is available
for selected speeds
Functional Block Diagram
UB
R
LB
R
R/W
L
B
E
0
L
B
E
1
L
B
E
1
R
B
E
0
R
R/W
R
CE
0L
CE
1L
CE
0R
CE
1R
OE
L
Dout0-8_L
Dout9-17_L
Dout0-8_R
Dout9-17_R
OE
R
128K x 18
MEMORY
ARRAY
I/O
0L
- I/O
17L
Din_L
Din_R
I/O
0R
- I/O
17R
A
16L
A
0L
Address
Decoder
ADDR_L
ADDR_R
Address
Decoder
A
16R
A
0R
OE
L
CE
0L
CE
1L
R/W
L
BUSY
L
SEM
L
INT
L
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
OE
R
CE
0R
CE
1R
R/W
R
BUSY
R
M/S
SEM
R
INT
R
TDI
TDO
JTAG
TMS
TCK
TRST
5621 drw 01
NOTES:
1.
BUSY
is an input as a Slave (M/S=V
IL
) and an output when it is a Master (M/S=V
IH
).
2.
BUSY
and
INT
are non-tri-state totem-pole outputs (push-pull).
JUNE 2001
DSC-5621/3
1
©2001 Integrated Device Technology, Inc.
TI promotional delivery issues
A few days ago, I received an email from TI saying that the "Bluetooth Smart Development Kit" I bought was shipped, but there was no tracking number on it. The shipping email of my other watch showed ...
xscc TI Technology Forum
How can I see the assembly information in ATMANAVR?
I am frustrated. I defined a structure variable, but I can't find its corresponding register. When I added the variable in DEBUG, WATCH shows SYMBOL IS NOT FOUND! Brothers and sisters, please help me ...
XWXWANG Embedded System
PIC16F877A CCP input capture issue
Guys, please help me see where the program is wrong? void interrupt for CCP input capture CCP1INT (void) { if(CCP1IF==1) { CCP1IF=0; if(LastCaptureData==0) // Capture the first rising edge { LastCaptu...
hongfs Microchip MCU
F28377D CLA and DMA issues
From the manual, it seems that CLA and DMA cannot read SPI at the same time. If I use spi in cla, then DMA cannot read spi?...
CharlesJi Microcontroller MCU
How to download wince for S3C2440
Before eboot downloads Wince image to ram, do I need to partition nand flash? How are the start and end addr of the partition determined? Please help me. When I downloaded wince image, the error messa...
ghjkl Embedded System
IGBT drive technical data
I don't know much about IGBT, I only use MOS, but now I have a design requirement for IGBT, and I want to sharpen my skills before the battle.Can you recommend any technical articles on IGBT driving, ...
呜呼哀哉 Switching Power Supply Study Group

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 461  321  213  2927  1230  10  7  5  59  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号