EEWORLDEEWORLDEEWORLD

Part Number

Search

14PCT070T5GGYG

Description
Dual Color LED Array, Yellow/green, Diffused,
CategoryLED optoelectronic/LED    photoelectric   
File Size159KB,1 Pages
ManufacturerLEDtronics
Websitehttp://ledtronics.com.my
Download Datasheet Parametric View All

14PCT070T5GGYG Overview

Dual Color LED Array, Yellow/green, Diffused,

14PCT070T5GGYG Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
Is SamacsysN
colorYELLOW/GREEN
Maximum forward current0.01 A
Lens typeDIFFUSED
Nominal luminous intensity5.5 mcd
Installation featuresRADIAL MOUNT
Number of functions4
Number of terminals8
Optoelectronic device typesDUAL COLOR LED ARRAY
total height5.08 mm
method of packingBULK
peak wavelength590/565 nm
shapeROUND
surface mountNO
Terminal pitch2.54 mm
Base Number Matches1
EEWORLD University - How to use Atmel Studio 6 Editor
How to use Atmel Studio 6 editor : https://training.eeworld.com.cn/course/428Learn about some of the key editing features in Atmel Studio 6 ....
dongcuipin Embedded System
Using MSP430 to implement PWM signal
PWM signal is a digital signal with a fixed period and variable duty cycle.If the counter of Timer_A works in up-counting mode, the output adopts output mode 7 (reset/set mode)Use register TAxCCR0 to ...
fish001 Microcontroller MCU
Get the MPM54304 evaluation board for the first quad-output module with digital power management
Click here to get a free evaluation board for the "first quad-output module with digital power management" - MPM54304The MPM54304 is a complete power management module that integrates four high-effici...
eric_wang Integrated technical exchanges
Dead time problem of IGBT drive waveform
Give the waveform of +15, -7V at points 6, 7, 4 and 5 on the IGBT to see how much dead zone there is...
海浪电子 Switching Power Supply Study Group
Use VHDL language to complete the CPLD design and produce two-way multiplexed 2.048MHz clock signal and two-way 8KHz frame synchronization signal.
Based on EP7128SLC84-15, use VHDL language to complete the CPLD design to produce two-way multiplexed 2.048MHz clock signal and two-way 8KHz frame synchronization signal. Is there any expert who can g...
x15935789 FPGA/CPLD
Why is the ones digit not realistic when the tens digit is displayed in my stopwatch program? The code is as follows
#include unsigned char code tab[]={0x3f,0x06,0x5b,0x4f, 0x66,0x6d,0x7d,0x07, 0x7f,0x6f}; unsigned time=0;//one second counting cycle unsigned char count=0;//59 seconds counting cycle unsigned char a,b...
zrb3338044 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1844  2506  1204  793  412  38  51  25  16  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号