531QB34M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531QB34M0000DG

531QB34M0000DG: DescriptionCMOS/TTL Output Clock Oscillator, 34MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531QB34M0000DG Overview

CMOS/TTL Output Clock Oscillator, 34MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QB34M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	34 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Bi-phase clock signal generation circuit

Floating input circuit (5V power supply)

Manual and voice-controlled delayed lights-off switch circuit

Positive and negative tracking adjustable voltage regulator circuit diagram

Sanyo MGP22 pocket player circuit

Schematic diagram of step-down chopper switching regulated power supply

Merging GSM with WLAN in a mobile handset needn''t cause int: When GSM is transmitting, the WLAN subsystem can''t receive WLAN packets (Fig. 1). Likewise, when GSM is in receive or monitor mode, the WLAN can'' transmit, as it will desensitize the GSM receiver. I...; JasonYoo RF/Wirelessly

Representation of negative numbers in Verilog: I recently encountered a problem, that is, if one register minus another register is a negative number, how should the difference be represented after it is assigned to the register? I did a simulatio...; eeleader FPGA/CPLD

About the hardware address of 8255: Now my hardware connection is like this: p0.7 p0.1 p0.0 of the MCU are connected to cs A1 and A0 of 8255 through latches respectively. The hardware address I calculated is like this: D8255 EQU FF73H; ...; zhanying012 Embedded System

Helper2416-09——Nude machine third part——Simple breathing light: [i=s] This post was last edited by yuanlai2010 on 2014-7-12 22:05 [/i] [align=center][b][font=楷体, 楷体_GB2312][size=6][color=#0000ff]The third part of bare metal - simple breathing light [/color][/size]...; yuanlai2010 Embedded System

TMS320X281x DSP CAN bus application example program: [size=4]TMS320X281x DSP CAN bus application example program[/size] [size=4][/size]...; 灞波儿奔 DSP and ARM Processors

How does the kernel driver work?: I found a kernel driver code on the Internet. I set up the environment XP SP3+VC++6.0+WINDDK FOR XP +DRIVESTUDIO3.2. The code ran and generated a .SYS file, but I don't know how to run it. Can anyone ...; polestar707 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components