532DA000185BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 532DA000185BG

532DA000185BG: DescriptionCMOS/TTL Output Clock Oscillator, 945MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size2MB，33 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

532DA000185BG Overview

CMOS/TTL Output Clock Oscillator, 945MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

532DA000185BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Is Samacsys	N
Other features	IT CAN ALSO OPERATE AT 472.50000 MHZ
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	532
Installation features	SURFACE MOUNT
Nominal operating frequency	945 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

Si532

U A L

R E Q U E N C Y

R Y S TA L

S C I L L A T O R

(XO )

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

Two selectable output frequencies

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si532 dual frequency XO utilizes Silicon Laboratories’ advanced

DSPLL

circuitry to provide a low jitter clock at high frequencies. The Si532 is

available with any-rate output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is

required for each output frequency, the Si532 uses one fixed crystal

frequency to provide a wide range of output frequencies. This IC based

approach allows the crystal resonator to provide exceptional frequency

stability and reliability. In addition, DSPLL clock synthesis provides superior

supply noise rejection, simplifying the task of generating low jitter clocks in

noisy environments typically found in communication systems. The Si532 IC

based XO is factory configurable for a wide variety of user specifications

including frequency, supply voltage, output format, and temperature stability.

Specific configurations are factory programmed at time of shipment, thereby

eliminating long lead times associated with custom oscillators.

CLK–

CLK+

(LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

(CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

Rev. 1.0 7/06

Si532

Recommended Resources

Single-phase protection circuit for high-voltage motors

Simple decoder

Single tube wireless transmitter circuit diagram

Electronic ballast circuit diagram that automatically opens and closes c

Gas Smoke Alarm 4

555 indoor humidity control circuit

Help! How to create a virtual serial port on ADI platform?: I am working on a network card project. The function is to display a USB port and a serial port when the network card is inserted into the Windows XP system. The USB port is used to access the Interne...; wwbinww Embedded System

Doesn't WCE support CStdioFile?: I don't know why the compilation passed but an error occurred when running: error: Debug Asesertion Failed Failed! f:\sp\vctors\vc7libsce\ship\atlmfc\src\mfc\filecore.cpp line 207 (207 is not clear, I...; 274960319 Embedded System

Ambiguous! Experts explain the close relationship between love and switching power supply control theory that has never been discovered (ZT): [i=s] This post was last edited by qwqwqw2088 on 2014-3-20 15:53 [/i] [b][p=19, null, left][size=13px] Forward [/size][/p][p=19, null, left][size=13px] I felt that I wasted a lot of time in school. In...; qwqwqw2088 Analogue and Mixed Signal

Is there something wrong with EVC's CString?: The program inexplicably throws an ASSERT error in one of its member functions. The same execution path is executed a second time, and there is no problem....; chym168 Embedded System

ARM APB bus information: I won't go into detail about the importance of the bus to the CPU. To be honest, the official manual is pretty good. This document doesn't have much more content than the official protocol. It's just ...; 5525 FPGA/CPLD

[Minimum system board] 50*50 size compression, please correct me: This time I can't say I just scribbled. It took me an afternoon. All the IOs were brought out, and the distance between the pins was guaranteed to be 100mil. The pins on the lower left of the picture ...; wstt Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components