HD74HC534RP-EL datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> HD74HC534RP-EL

HD74HC534RP-EL: DescriptionBus Driver, HC/UH Series, 1-Func, 8-Bit, Inverted Output, CMOS, PDSO20, SOP-20; Categorylogic logic; File Size74KB，3 Pages; ManufacturerHitachi （Renesas ）; Websitehttp://www.renesas.com/eng/

Download Datasheet Parametric Compare View All

HD74HC534RP-EL Overview

Bus Driver, HC/UH Series, 1-Func, 8-Bit, Inverted Output, CMOS, PDSO20, SOP-20

HD74HC534RP-EL Parametric

Parameter Name	Attribute value
Maker	Hitachi （Renesas ）
Parts packaging code	SOIC
package instruction	SOP,
Contacts	20
Reach Compliance Code	unknown
Is Samacsys	N
series	HC/UH
JESD-30 code	R-PDSO-G20
length	12.8 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
Number of digits	8
Number of functions	1
Number of ports	2
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	INVERTED
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
propagation delay (tpd)	35 ns
Certification status	Not Qualified
Maximum seat height	2.65 mm
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	7.5 mm
Base Number Matches	1

Preview

Download Datasheet

View All

HD74HC534RP-EL Related Products

	HD74HC534RP-EL	HD74HC374FP-EL	HD74HC374RP-EL	HD74HC534FP-EL
Description	Bus Driver, HC/UH Series, 1-Func, 8-Bit, Inverted Output, CMOS, PDSO20, SOP-20	Bus Driver, HC/UH Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, EIAJ, SOP-20	Bus Driver, HC/UH Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, SOP-20	Bus Driver, HC/UH Series, 1-Func, 8-Bit, Inverted Output, CMOS, PDSO20, EIAJ, SOP-20
Maker	Hitachi （Renesas ）	Hitachi （Renesas ）	Hitachi （Renesas ）	Hitachi （Renesas ）
Parts packaging code	SOIC	SOIC	SOIC	SOIC
package instruction	SOP,	SOP,	SOP,	SOP,
Contacts	20	20	20	20
Reach Compliance Code	unknown	unknown	unknown	unknown
series	HC/UH	HC/UH	HC/UH	HC/UH
JESD-30 code	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20
length	12.8 mm	12.6 mm	12.8 mm	12.6 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER
Number of digits	8	8	8	8
Number of functions	1	1	1	1
Number of ports	2	2	2	2
Number of terminals	20	20	20	20
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	INVERTED	TRUE	TRUE	INVERTED
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
propagation delay (tpd)	35 ns	35 ns	35 ns	35 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.65 mm	2.2 mm	2.65 mm	2.2 mm
Maximum supply voltage (Vsup)	6 V	6 V	6 V	6 V
Minimum supply voltage (Vsup)	2 V	2 V	2 V	2 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
width	7.5 mm	5.5 mm	7.5 mm	5.5 mm

Recommended Resources

Photoelectric hole reading machine circuit

Differentiator basic circuit

Strong excitation method of series connected light bulbs

SPL-10A induction cooker (b) circuit diagram

A monostable circuit in which a trigger signal is applied to the base of a pass tube

An air conditioner motherboard

FPGA clock output problem: In the EP3Cls200 fpGA, the pllout clock output pin says Optional negative terminal for external clock outputs from PLL [1..4]. These pins can only use the differential I/O standard if it is being fed ...; bfxyxxjx FPGA/CPLD

Qt Learning Road 31: Snake Game (1): [p=22, null, left][color=#555555][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px][color=#333333][backcolor=rgb(247, 247, 247)][font=Tahoma, Arial, Helvetica, sans-serif]After a period of study,...; 兰博 Embedded System

Electronic Engineering Dictionary: Electronic Engineering Dictionary....; cnxex Analog electronics

Design principle of intelligent wireless anti-theft alarm (with photos): Good information, please share....; 工一 DIY/Open Source Hardware

Half the size, twice the power! - Gallium nitride technology revolutionizes robotics, renewable energy, telecommunications and more: [align=left][color=rgb(85, 85, 85)][font="][size=14px][color=rgb(170, 102, 102)][url=https://e2echina.ti.com/cfs-file/__key/communityserver-blogs-components-weblogfiles/00-00-0 0-01-15/4645.102418_5F0...; alan000345 Energy Infrastructure?

Problems when laying out PCB board of AD09: When using AD09 to lay out the PCB board, the vias cannot connect to the wires. The vias are bypassed as obstacles, or the network in the via properties after connecting the vias is not consistent wit...; 碧水2012 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components