UPD4564841G5-A75-9JF datasheet, PDF

Datasheet> All Categories > storage> storage> UPD4564841G5-A75-9JF

UPD4564841G5-A75-9JF: DescriptionSynchronous DRAM, 8MX8, 5.4ns, MOS, PDSO54, 10.16 MM, PLASTIC, TSOP2-54; Categorystorage storage; File Size562KB，70 Pages; ManufacturerELPIDA; Websitehttp://www.elpida.com/en

Download Datasheet Parametric Compare View All

UPD4564841G5-A75-9JF Overview

Synchronous DRAM, 8MX8, 5.4ns, MOS, PDSO54, 10.16 MM, PLASTIC, TSOP2-54

UPD4564841G5-A75-9JF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	TSOP2
package instruction	TSOP2, TSOP54,.46,32
Contacts	54
Reach Compliance Code	unknown
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	5.4 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	133 MHz
I/O type	COMMON
interleaved burst length	1,2,4,8
JESD-30 code	R-PDSO-G54
JESD-609 code	e0
length	22.22 mm
memory density	67108864 bit
Memory IC Type	SYNCHRONOUS DRAM
memory width	8
Number of functions	1
Number of ports	1
Number of terminals	54
word count	8388608 words
character code	8000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	8MX8
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Encapsulate equivalent code	TSOP54,.46,32
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
power supply	3.3 V
Certification status	Not Qualified
refresh cycle	4096
Maximum seat height	1.2 mm
self refresh	YES
Continuous burst length	1,2,4,8,FP
Maximum standby current	0.001 A
Maximum slew rate	0.14 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	MOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	DUAL
width	10.16 mm
Base Number Matches	1

Preview

Download Datasheet

View All

DATA SHEET

MOS INTEGRATED CIRCUIT

PD4564441-A75, 4564841-A75, 4564163-A75

64M-bit Synchronous DRAM, 133MHz

4-bank, LVTTL

Description

The

PD4564441-A75, 4564841-A75, 4564163-A75 are high-speed 67,108,864-bit synchronous dynamic random-

access memories, organized as 4,194,304×4×4, 2,097,152×8×4, 1,048,576×16×4 (word

bit

bank), respectively.

The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture.

All inputs and outputs are synchronized with the positive edge of the clock.

The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL).

These products are packaged in 54-pin plastic TSOP (II).

Features

•

Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge

•

Pulsed interface

•

Possible to assert random column address in every cycle

•

Quad internal banks controlled by A12 and A13 (Bank Select)

•

Byte control (×16) by LDQM and UDQM

•

Programmable Wrap sequence (Sequential / Interleave)

•

Programmable burst length (1, 2, 4, 8 and full page)

•

/CAS latency (3)

•

Automatic precharge and controlled precharge

•

CBR (auto) refresh and self refresh

• ×4, ×8, ×16

organization

•

Single 3.3 V

0.3 V power supply

•

LVTTL compatible inputs and outputs

•

4,096 refresh cycles / 64 ms

•

Burst termination by Burst stop command and Precharge command

Ordering Information

Part number

Organization

(word

bit

bank)

Clock frequency

MHz (MAX.)

133

Package

54-pin Plastic TSOP (II)

(10.16mm (400))

PD4564441G5-A75-9JF

PD4564841G5-A75-9JF

PD4564163G5-A75-9JF

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all devices/types available in every country. Please check with local Elpida Memory, Inc. for

availability and additional information.

Document No. E0150N10 (Ver.1.0)

(Previous No. M14437EJ3V0DS00)

Date Published August 2001 (K)

Printed in Japan

Elpida Memory, Inc. is a joint venture DRAM company of NEC Corporation and Hitachi, Ltd.

UPD4564841G5-A75-9JF Related Products

	UPD4564841G5-A75-9JF	UPD4564163G5-A75-9JF	UPD4564441G5-A75-9JF
Description	Synchronous DRAM, 8MX8, 5.4ns, MOS, PDSO54, 10.16 MM, PLASTIC, TSOP2-54	Synchronous DRAM, 4MX16, 5.4ns, MOS, PDSO54, 10.16 MM, PLASTIC, TSOP2-54	Synchronous DRAM, 16MX4, 5.4ns, MOS, PDSO54, 10.16 MM, PLASTIC, TSOP2-54
Is it Rohs certified?	incompatible	incompatible	incompatible
Parts packaging code	TSOP2	TSOP2	TSOP2
package instruction	TSOP2, TSOP54,.46,32	TSOP2, TSOP54,.46,32	TSOP2, TSOP54,.46,32
Contacts	54	54	54
Reach Compliance Code	unknown	unknown	unknown
ECCN code	EAR99	EAR99	EAR99
access mode	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST
Maximum access time	5.4 ns	5.4 ns	5.4 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	133 MHz	133 MHz	133 MHz
I/O type	COMMON	COMMON	COMMON
interleaved burst length	1,2,4,8	1,2,4,8	1,2,4,8
JESD-30 code	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54
JESD-609 code	e0	e0	e0
length	22.22 mm	22.22 mm	22.22 mm
memory density	67108864 bit	67108864 bit	67108864 bit
Memory IC Type	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM
memory width	8	16	4
Number of functions	1	1	1
Number of ports	1	1	1
Number of terminals	54	54	54
word count	8388608 words	4194304 words	16777216 words
character code	8000000	4000000	16000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C
organize	8MX8	4MX16	16MX4
Output characteristics	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSOP2	TSOP2	TSOP2
Encapsulate equivalent code	TSOP54,.46,32	TSOP54,.46,32	TSOP54,.46,32
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE
power supply	3.3 V	3.3 V	3.3 V
Certification status	Not Qualified	Not Qualified	Not Qualified
refresh cycle	4096	4096	4096
Maximum seat height	1.2 mm	1.2 mm	1.2 mm
self refresh	YES	YES	YES
Continuous burst length	1,2,4,8,FP	1,2,4,8,FP	1,2,4,8,FP
Maximum standby current	0.001 A	0.001 A	0.001 A
Maximum slew rate	0.14 mA	0.14 mA	0.14 mA
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES
technology	MOS	MOS	MOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	GULL WING	GULL WING
Terminal pitch	0.8 mm	0.8 mm	0.8 mm
Terminal location	DUAL	DUAL	DUAL
width	10.16 mm	10.16 mm	10.16 mm
Base Number Matches	1	1	1

Recommended Resources

DC electromagnet strong excitation quick release circuit

Three working states of the triode - NPN type - amplified state

Control circuit with forward and reverse rotation, reverse braking and hierarchical speed regulation functions

Type 7 overcurrent protection circuit diagram a

Polarity reversal circuit diagram

Variable gain amplifier circuit

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components