EEWORLDEEWORLDEEWORLD

Part Number

Search

103263-6

Description
HEADER CONNECTOR,PCB MNT,RECEPT,300 CONTACTS,PIN,0.1 PITCH,COMPLIANT FIT TERMINAL
CategoryThe connector    The connector   
File Size619KB,13 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

103263-6 Overview

HEADER CONNECTOR,PCB MNT,RECEPT,300 CONTACTS,PIN,0.1 PITCH,COMPLIANT FIT TERMINAL

103263-6 Parametric

Parameter NameAttribute value
Objectid301420139
Reach Compliance Codeunknown
ECCN codeEAR99
body width0.615 inch
subject depth0.65 inch
body length10.38 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedGOLD
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact resistance12 mΩ
Contact styleSQ PIN-SKT
Dielectric withstand voltage250VAC V
Durability200 Cycles
maximum insertion force1.112 N
Insulation resistance103000000 Ω
insulator materialGLASS FILLED THERMOPLASTIC
Manufacturer's serial number103263
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number3
Number of rows loaded3
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness30u inch
Rated current (signal)2 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.25 inch
Terminal pitch2.54 mm
Termination typePRESS FIT
Total number of contacts300
Evacuation force-minimum value.2085 N
LSM6DSL (accelerometer + gyroscope) driver example ver1.8
[align=left][font=Calibri, sans-serif][size=2][color=#000000]On the ST official website, the LSM6DSL data sheet has been updated to rev6.0, and the corresponding application manual AN5040 is provided,...
谍纸天眼 MEMS sensors
[Low Power] Low-Power Routing Algorithm for Programmable Logic Arrays to Reduce Glitches
With the increasing popularity of field programmable gate array (FPGA) applications and the emergence of portable and wireless devices, the speed, single chip capacity, cost and reliability of FPGAs i...
cillyfly FPGA/CPLD
FPGA giant Xilinx adjusts strategy to expand market
With Altera launching FPGAs with 65nm process, the world's two largest FPGA giants have started a new round of competition at the 65nm node. However, recently, Zheng Xinnan, marketing director of Xili...
frozenviolet Automotive Electronics
Array definition in SRAM
How do I define an array in an external SRAM? Can you please give me a simple program code for the definition? Thank you...
小喇叭 Microcontroller MCU
FileMapping is abnormal after reading a file with size <= 4096!
Steps: 1) FileMapping reads file 1 with size4096 3) FileMapping reads another file 3, the content in the address returned by MapViewOfFile() is file 2. I wonder if it is a problem at the driver layer?...
xxc555 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2837  1284  926  512  412  58  26  19  11  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号