EEWORLDEEWORLDEEWORLD

Part Number

Search

IS61NLF51236-6.5B2

Description
ZBT SRAM, 512KX36, 6.5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119
Categorystorage    storage   
File Size281KB,40 Pages
ManufacturerIntegrated Silicon Solution ( ISSI )
Download Datasheet Parametric View All

IS61NLF51236-6.5B2 Overview

ZBT SRAM, 512KX36, 6.5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119

IS61NLF51236-6.5B2 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeBGA
package instructionBGA,
Contacts119
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time6.5 ns
Other featuresFLOW-THROUGH ARCHITECTURE
JESD-30 codeR-PBGA-B119
JESD-609 codee0
length22 mm
memory density18874368 bit
Memory IC TypeZBT SRAM
memory width36
Number of functions1
Number of terminals119
word count524288 words
character code512000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize512KX36
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height2.41 mm
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
width14 mm
Base Number Matches1
IS61NLF25672/IS61NVF25672
IS61NLF51236/IS61NVF51236
IS61NLF102418/IS61NVF102418
256K x 72, 512K x 36 and 1M x 18
18Mb, FLOW THROUGH 'NO WAIT'
STATE BUS SRAM
FEATURES
• 100 percent bus utilization
• No wait cycles between Read and Write
• Internal self-timed write cycle
• Individual Byte Write Control
• Single Read/Write control pin
• Clock controlled, registered address,
data and control
• Interleaved or linear burst sequence control using
MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Power Down mode
• Common data inputs and data outputs
CKE
pin to enable clock and suspend operation
• JEDEC 100-pin TQFP, 119-ball PBGA, 165-ball
PBGA and 209-ball (x72) PBGA packages
• Power supply:
NVF: V
DD
2.5V (± 5%), V
DDQ
2.5V (± 5%)
NLF: V
DD
3.3V (± 5%), V
DDQ
3.3V/2.5V (± 5%)
• JTAG Boundary Scan for PBGA packages
• Industrial temperature available
ISSI
ADVANCE INFORMATION
AUGUST 2003
®
DESCRIPTION
The 18 Meg 'NLF/NVF' product family feature high-speed,
low-power synchronous static RAMs designed to provide
a burstable, high-performance, 'no wait' state, device for
networking and communications applications. They are
organized as 256K words by 72 bits, 512K words
by 36 bits and 1M words by 18 bits, fabricated with
ISSI
's
advanced CMOS technology.
Incorporating a 'no wait' state feature, wait cycles are
eliminated when the bus switches from read to write, or
write to read. This device integrates a 2-bit burst counter,
high-speed SRAM core, and high-drive capability outputs
into a single monolithic circuit.
All synchronous inputs pass through registers are controlled
by a positive-edge-triggered single clock input. Operations
may be suspended and all synchronous inputs ignored
when Clock Enable,
CKE
is HIGH. In this state the internal
device will hold their previous values.
All Read, Write and Deselect cycles are initiated by the
ADV input. When the ADV is HIGH the internal burst
counter is incremented. New external addresses can be
loaded when ADV is LOW.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock inputs and when
WE
is LOW.
Separate byte enables allow individual bytes to be written.
A burst mode pin (MODE) defines the order of the burst
sequence. When tied HIGH, the interleaved burst sequence
is selected. When tied LOW, the linear burst sequence is
selected.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
6.5
6.5
7.5
133
7.5
7.5
8.5
117
Units
ns
ns
MHz
Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability
arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any
published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. 00B
08/19/03
1
Compilation error with ATmel Studio6.2, ATmega16 T/C0 routine
I am learning AVR microcontrollers recently. I refer to the examples in the book "AVR Microcontroller Programming with C Language and Typical Examples". However, when I use Atmel Studio 6.2 to compile...
moyansen Microchip MCU
I won’t mention that the Renesas microcontroller has four PWMs. . . .
[i=s]This post was last edited by paulhyde on 2014-9-15 03:09[/i]It also has hardware I2C. . . . And it has two UARTs. . . . And it has a multiplier. . . The calculation is OK. . . ....
dragonborn Electronics Design Contest
C2000 compiler issues
After installing the CCS integrated development environment, where can I check the C2000 compiler used by the current CCS version?...
ROOF TI Technology Forum
Seeking help from EVC developer Zhou Ligong on ARM10 serial communication issues
I need to use Zhou Ligong ARM10 development platform to operate servo motor. Currently, the motor is controlled by serial port. Now, the things sent through the serial port cannot control the motor. T...
lgj99988 ARM Technology
Xbao encounters unscrupulous merchants 2
I was ripped off when I bought something on Taobao before. I posted a thread. [url]https://bbs.eeworld.com.cn/thread-471376-1-1.html[/url], and I complained decisively after the goods arrived. After t...
qq1196117065 Talking
Recruitment: Head of automotive lighting R&D, structural engineer, optical engineer, electronic engineer, 2 CAE engineers
[i=s]This post was last edited by Jieyou Talent Network on 2019-1-8 11:11[/i] Recruitment: 1. 2 Head of Automotive Light R&D (Bachelor's Degree) with more than 10 years of working experience 1. Unders...
解优人才网 Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2643  2251  1454  974  1935  54  46  30  20  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号