3D3418-2 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 3D3418-2

3D3418-2: DescriptionMONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D3418 - LOW NOISE); Categorylogic logic; File Size161KB，7 Pages; ManufacturerData Delay Devices

Download Datasheet Parametric Compare View All

3D3418-2 Overview

MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D3418 - LOW NOISE)

3D3418-2 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Data Delay Devices
Parts packaging code	DIP
package instruction	DIP,
Contacts	16
Reach Compliance Code	compliant
Input frequency maximum value (fmax)	0.78 MHz
JESD-30 code	R-PDIP-T16
length	19.305 mm
Logic integrated circuit type	SILICON DELAY LINE
Number of functions	1
Number of taps/steps	255
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
programmable delay line	YES
Certification status	Not Qualified
Maximum seat height	4.58 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	530 ns
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

3D3418

MONOLITHIC 8-BIT

PROGRAMMABLE DELAY LINE

(SERIES 3D3418 – LOW NOISE)

FEATURES

•

PACKAGES

All-silicon, low-power 3.3V CMOS technology

VDD

Vapor phase, IR and wave solderable

OUT

Auto-insertable (DIP pkg.)

SO/P0

Low ground bounce noise

Leading- and trailing-edge accuracy

SO/P0

Increment range:

0.25 through 7.5ns

Delay tolerance:

1% (See Table 1)

Temperature stability:

±3%

typical (0C-70C)

GND

Vdd stability:

±1%

typical (3.0V-3.6V)

GND

3D3418S SOL

Static Idd:

1.3ma typical

3D3418 DIP

(300 Mil)

Minimum input pulse width:

10% of total

3D3418G Gull Wing

delay

Programmable via 3-wire serial or 8-bit parallel interface

For mechanical dimensions, click

here

VDD

OUT

FUNCTIONAL DESCRIPTION

The 3D3418 Programmable 8-Bit Silicon Delay Line product family

consists of 8-bit, user-programmable CMOS silicon integrated

circuits. Delay values, programmed either via the serial or parallel

interface, can be varied over 255 equal steps ranging from 250ps

to 7.5ns inclusively. Units have a typical inherent (address 0)

delay of 20ns (See Table 1). The input is reproduced at the output

without inversion, shifted in time as per user selection. The

3D3418 is CMOS-compatible, and features both rising- and

falling-edge accuracy.

PIN DESCRIPTIONS

OUT

P0-P7

VDD

GND

Signal Input

Signal Output

Mode Select

Address Enable

Parallel Data Input

Serial Clock

Serial Data Input

Serial Data Output

+3.3 Volts

Ground

The all-CMOS 3D3418 integrated circuit has been designed as a

reliable, economic alternative to hybrid TTL programmable delay lines. It is offered in a standard 16-pin

auto-insertable DIP and a space saving surface mount 16-pin SOIC.

TABLE 1: PART NUMBER SPECIFICATIONS

PART

NUMBER

3D3418-0.25

3D3418-0.5

3D3418-1

3D3418-2

3D3418-3

3D3418-4

3D3418-5

3D3418-7.5

DELAYS AND TOLERANCES

Step 0

Delay (ns)

19.5

3.0

19.5

3.0

19.5

3.0

20.0

3.5

20.0

3.5

20.0

3.5

20.0

3.5

20.5

3.5

Step 255

Delay (ns)

83.25

4.0

147.0

4.0

274.5

5.0

530.0

6.0

785.0

8.0

1040

9.0

1295

1933

Delay

Increment (ns)

0.25

0.15

0.50

0.25

1.00

0.50

2.00

1.00

3.00

1.50

4.00

2.00

5.00

2.50

7.50

3.75

Max Operating

Frequency

6.25 MHz

3.15 MHz

1.56 MHz

0.78 MHz

0.52 MHz

0.39 MHz

0.31 MHz

0.21 MHz

INPUT RESTRICTIONS

Absolute Max

Oper Freq

90 MHz

45 MHz

22 MHz

11 MHz

7.5 MHz

5.5 MHz

4.4 MHz

2.9 MHz

Min Operating

P.W.

80.0 ns

160.0 ns

320.0 ns

640.0 ns

960.0 ns

1280.0 ns

1600.0 ns

2400.0 ns

Absolute Min

Oper P.W.

5.5 ns

11.0 ns

22.0 ns

44.0 ns

66.0 ns

88.0 ns

110.0 ns

165.0 ns

NOTES: Any delay increment between 0.25 and 7.5 ns not shown is also available.

All delays referenced to input pin

2002

Data Delay Devices

Doc #02006

10/28/02

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

3D3418-2 Related Products

	3D3418-2	3D3418	3D3418-0.25	3D3418-0.5	3D3418-1	3D3418-3	3D3418-7.5	3D3418-4	3D3418-5
Description	MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D3418 - LOW NOISE)	MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D3418 - LOW NOISE)	MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D3418 - LOW NOISE)	MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D3418 - LOW NOISE)	MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D3418 - LOW NOISE)	MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D3418 - LOW NOISE)	MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D3418 - LOW NOISE)	MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D3418 - LOW NOISE)	MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D3418 - LOW NOISE)
Is it lead-free?	Contains lead	-	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	-	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Data Delay Devices	-	Data Delay Devices	Data Delay Devices	Data Delay Devices	Data Delay Devices	Data Delay Devices	Data Delay Devices	Data Delay Devices
Parts packaging code	DIP	-	DIP	DIP	DIP	DIP	DIP	DIP	DIP
package instruction	DIP,	-	DIP,	DIP,	DIP,	DIP,	DIP,	DIP,	DIP,
Contacts	16	-	16	16	16	16	16	16	16
Reach Compliance Code	compliant	-	compliant	compliant	compliant	compliant	compliant	compliant	compliant
Input frequency maximum value (fmax)	0.78 MHz	-	6.25 MHz	3.15 MHz	1.56 MHz	0.52 MHz	0.21 MHz	0.39 MHz	0.31 MHz
JESD-30 code	R-PDIP-T16	-	R-PDIP-T16	R-PDIP-T16	R-PDIP-T16	R-PDIP-T16	R-PDIP-T16	R-PDIP-T16	R-PDIP-T16
length	19.305 mm	-	19.305 mm	19.305 mm	19.305 mm	19.305 mm	19.305 mm	19.305 mm	19.305 mm
Logic integrated circuit type	SILICON DELAY LINE	-	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE
Number of functions	1	-	1	1	1	1	1	1	1
Number of taps/steps	255	-	255	255	255	255	255	255	255
Number of terminals	16	-	16	16	16	16	16	16	16
Maximum operating temperature	70 °C	-	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
Output polarity	TRUE	-	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	-	DIP	DIP	DIP	DIP	DIP	DIP	DIP
Package shape	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	-	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
programmable delay line	YES	-	YES	YES	YES	YES	YES	YES	YES
Certification status	Not Qualified	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.58 mm	-	4.58 mm	4.58 mm	4.58 mm	4.58 mm	4.58 mm	4.58 mm	4.58 mm
Maximum supply voltage (Vsup)	3.6 V	-	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	-	3 V	3 V	3 V	3 V	3 V	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	-	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	NO	-	NO	NO	NO	NO	NO	NO	NO
technology	CMOS	-	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	-	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	THROUGH-HOLE	-	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	-	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	-	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Total delay nominal (td)	530 ns	-	83.25 ns	147 ns	274.5 ns	785 ns	1933 ns	1040 ns	1295 ns
width	7.62 mm	-	7.62 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm
Base Number Matches	1	-	1	1	1	1	1	1	1

Recommended Resources

Do you know the new generation of comprehensive network analyzer?

USB communication circuit

Wiring of lightning protection belts, voltage equalizing rings, etc. in high-rise buildings

Fully symmetrical MOS FET 100W hi-fi amplifier 01

M708 (TV) infrared remote control transmitter circuit

CMOS to VMOS interface circuit

Questions about the output settings of 9B96's LDO: The LDO output of versions below the 9000 series is configurable, such as the 8962. Especially when using PLL, the LDO output must be set to 2.75V, otherwise there may be problems. In the 9000 series,...; yytdragon Microcontroller MCU

Difference between STM32 and LPC1768: A few months ago, I learned the following because I needed to use ARM for some projects, which are LPC1768 and LPC1769 series. I found that these C programs still operate on registers , which is simil...; whgwuhan NXP MCU

How to get the current working path of vxworks?: I want to ask you experts, I copied my application file (a.out) and vxworks image (vxworks) to D:\MyFile of the target machine. Then I want to use getcwd() (note: get current working directory) to get...; happyjinwen Real-time operating system RTOS

When playing music, there is a random continuous crackling sound: When playing music, continuous crackling sounds randomly appear. CPU: Samsung 6410 Codec: wolfson 8991 Phenomenon: When playing an audio file, continuous pipa sounds randomly appear. Press pause, then...; robshine Embedded System

How can QEP generate an interrupt for each action?: I want the encoder to interrupt every time it rotates a "grid" so that the structure data can be updated.But there is no such interrupt in 28035. Is there any other way to achieve it? ?...; lindabell DIY/Open Source Hardware

DC-DC Converter Design Guide (English version). Vishay's official document classic: DC-DC Converter Design Guide (English version)....; 安_然 Discrete Device

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components