EEWORLDEEWORLDEEWORLD

Part Number

Search

ispLSI3256E70LQ

Description
In-System Programmable High Density PLD
File Size223KB,15 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet Compare View All

ispLSI3256E70LQ Overview

In-System Programmable High Density PLD

ispLSI 3256E
®
In-System Programmable High Density PLD
Features
• HIGH-DENSITY PROGRAMMABLE LOGIC
— 256 I/O Pins
— 12000 PLD Gates
— 512 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
• HIGH PERFORMANCE E CMOS TECHNOLOGY
f
max
= 100 MHz Maximum Operating Frequency
t
pd
= 10 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
• IN-SYSTEM PROGRAMMABLE
— 5V In-System Programmable (ISP™) using Lattice
ISP or Boundary Scan Test (IEEE 1149.1) Protocol
— Increased Manufacturing Yields, Reduced Time-to-
Market, and Improved Product Quality
— Reprogram Soldered Devices for Faster Debugging
• 100% IEEE 1149.1 BOUNDARY SCAN COMPATIBLE
• OFFERS THE EASE OF USE AND FAST SYSTEM
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue
Logic and Structured Designs
— Five Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control to Mini-
mize Switching Noise
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
• ispDesignEXPERT™ – LOGIC COMPILER AND COM-
PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
— Superior Quality of Results
— Tightly Integrated with Leading CAE Vendor Tools
— Productivity Enhancing Timing Analyzer, Explore
Tools, Timing Simulator and ispANALYZER™
— PC and UNIX Platforms
2
®
Functional Block Diagram
ORP
H3
H2
ORP
ORP
G3
D Q
ORP
H1
H0
G2
G1
G0
Boundary
Scan
ORP
A1
A2
OR
Array
D Q
F2
F1
D Q
ORP
AND Array
D Q
A3
D Q
Twin
GLB
F0
OR
D Q
ORP
D Q
B1
B2
D Q
E2
E1
ORP
Global Routing Pool
B3
C0
C1
C2
C3
D0
D1
D2
D3
E0
ORP
ORP
ORP
ORP
0139A/3256E
Description
The ispLSI 3256E is a High Density Programmable Logic
Device containing 512 Registers, 256 Universal I/O pins,
five Dedicated Clock Input Pins, 16 Output Routing Pools
(ORP) and a Global Routing Pool (GRP) which allows
complete inter-connectivity between all of these ele-
ments. The ispLSI 3256E features 5V in-system
programmability and in-system diagnostic capabilities.
The ispLSI 3256E offers non-volatile reprogrammability
of the logic, as well as the interconnect to provide truly
reconfigurable systems.
The basic unit of logic on the ispLSI 3256E device is the
Twin Generic Logic Block (Twin GLB) labelled A0, A1...H3.
There are a total of 32 Twin GLBs in the ispLSI 3256E
device. Each Twin GLB has 24 inputs, a programmable
AND array and two OR/Exclusive-OR Arrays and eight
outputs which can be configured to be either combinato-
rial or registered. All Twin GLB inputs come from the
GRP.
Copyright © 2007 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
March 2007
3256e_09
1
ORP
ORP
B0
Array
E3
ORP
ORP
A0
F3

ispLSI3256E70LQ Related Products

ispLSI3256E70LQ ISPLSI3256E ispLSI3256E100LQA ispLSI3256E100LQ
Description In-System Programmable High Density PLD In-System Programmable High Density PLD In-System Programmable High Density PLD In-System Programmable High Density PLD
A very basic question, how to understand the reading timing diagram?
[i=s] This post was last edited by Feng Qingqing on 2021-3-30 17:08[/i]Sorry for asking such a basic question, thanks in advance. Recently I saw a read timing diagram, as follows: I understand the gen...
风轻轻 stm32/stm8
2011 Electronic Design Competition Component List Announced~
[i=s]This post was last edited by paulhyde on 2014-9-15 09:47[/i] [url]http://www.nuedc.com.cn/news.asp?bid=5&sid=20&id=631[/url]...
wendyQ Electronics Design Contest
enc80j60 network module LED light is not on
I have just designed various boards, using STM32F103 as the main control chip to control the ENC80J60 network module. The schematic diagram refers to the Wildfire development board. Now during debuggi...
dongsy2012 PCB Design
Process ControlCircuits from the LabLaboratory Circuits
Overview For more than 40 years, industrial process control system designers have worked closely with Analog Devices to define, develop, and implement complete signal chain solutions optimized for a v...
EEWORLD社区 ADI Reference Circuit
Usage of absolute address in C51
Is it possible to place a variable in a fixed area and initialize it at the same time?...
ena 51mcu
Huang Jianxiang's crazy commentary was spoofed (audio)
Huang Jianxiang's hosting style is actually pretty good, but his craziness at the end of the Italy vs. Australia match really stunned me. There are many comments about this online, and there are also ...
3456 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 77  2286  2073  778  2507  2  47  42  16  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号