EEWORLDEEWORLDEEWORLD

Part Number

Search

HD74LV221ARPEL

Description
Dual Monostable Multivibrators
Categorylogic    logic   
File Size111KB,14 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric Compare View All

HD74LV221ARPEL Overview

Dual Monostable Multivibrators

HD74LV221ARPEL Parametric

Parameter NameAttribute value
MakerRenesas Electronics Corporation
Parts packaging codeSOIC
package instructionSOP-16
Contacts16
Reach Compliance Codecompliant
seriesLV/LV-A/LVX/H
JESD-30 codeR-PDSO-G16
length9.9 mm
Logic integrated circuit typeMONOSTABLE MULTIVIBRATOR
Number of data/clock inputs2
Number of functions2
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP16,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
power supply2.5/5 V
propagation delay (tpd)42 ns
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
width3.95 mm
Base Number Matches1
HD74LV221A
Dual Monostable Multivibrators
REJ03D0326–0600Z
(Previous ADE-205-271D (Z))
Rev.6.00
Jun. 23, 2004
Description
The HD74LV221A features output pulse-duration control by three methods. In the first method, the
A
input is low and
the B input goes high. In the second method, the B input is high and the
A
input goes low. In the third method, the
A
input is low, the B input is high, and the clear (CLR) input goes high.
The basic pulse duration is programmed by selecting external resistance and capacitance values. The external timing
capacitor must be connected between Cext and Rext/Cext (positive) and an external resistor connected between
Rext/Cext and V
CC
.
To obtain variable pulse durations, connect an external variable resistance between Rext/Cext and V
CC
. Pulse duration
can be reduced by taking
CLR
low.
Features
V
CC
= 2.0 V to 5.5 V operation
All inputs V
IH
(Max.) = 5.5 V (@V
CC
= 0 V to 5.5 V)
All outputs V
O
(Max.) = 5.5 V (@V
CC
= 0 V)
Output current ±6 mA (@V
CC
= 3.0 V to 3.6 V), ±12 mA (@V
CC
= 4.5 V to 5.5 V)
Ordering Information
Package Type
SOP–16 pin (JEITA)
SOP–16 pin (JEDEC)
TSSOP–16 pin
Package Code
FP–16DAV
FP–16DNV
TTP–16DAV
Package
Abbreviation
FP
RP
T
Taping Abbreviation
(Quantity)
EL (2,000 pcs/reel)
EL (2,500 pcs/reel)
ELL (2,000 pcs/reel)
Part Name
HD74LV221AFPEL
HD74LV221ARPEL
HD74LV221ATELL
Note: Please consult the sales office for the above package availability.
Function Table
Inputs
CLR
L
X
X
H
H
Note: H:
L:
X:
↑:
↓:
A
X
H
X
L
L
High level
Low level
Immaterial
Low to high transition
High to low transition
: High level pulse
: Low level pulse
B
X
X
L
H
H
Outputs
Q
L
L
L
Q
H
H
H
Rev.6.00 Jun. 23, 2004 page 1 of 13

HD74LV221ARPEL Related Products

HD74LV221ARPEL HD74LV221AFPEL HD74LV221A HD74LV221ATELL
Description Dual Monostable Multivibrators Dual Monostable Multivibrators Dual Monostable Multivibrators Dual Monostable Multivibrators
Maker Renesas Electronics Corporation Renesas Electronics Corporation - Renesas Electronics Corporation
Parts packaging code SOIC SOIC - TSSOP
package instruction SOP-16 SOP-16 - TSSOP-16
Contacts 16 16 - 16
Reach Compliance Code compliant compliant - unknown
series LV/LV-A/LVX/H LV/LV-A/LVX/H - LV/LV-A/LVX/H
JESD-30 code R-PDSO-G16 R-PDSO-G16 - R-PDSO-G16
length 9.9 mm 10.06 mm - 5 mm
Logic integrated circuit type MONOSTABLE MULTIVIBRATOR MONOSTABLE MULTIVIBRATOR - MONOSTABLE MULTIVIBRATOR
Number of data/clock inputs 2 2 - 2
Number of functions 2 2 - 2
Number of terminals 16 16 - 16
Maximum operating temperature 85 °C 85 °C - 85 °C
Minimum operating temperature -40 °C -40 °C - -40 °C
Output polarity COMPLEMENTARY COMPLEMENTARY - COMPLEMENTARY
Package body material PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY
encapsulated code SOP SOP - TSSOP
Encapsulate equivalent code SOP16,.25 SOP16,.3 - TSSOP16,.25
Package shape RECTANGULAR RECTANGULAR - RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE - SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
power supply 2.5/5 V 2.5/5 V - 2.5/5 V
propagation delay (tpd) 42 ns 42 ns - 42 ns
Certification status Not Qualified Not Qualified - Not Qualified
Maximum seat height 1.75 mm 2.2 mm - 1.1 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V - 5.5 V
Minimum supply voltage (Vsup) 2 V 2 V - 2 V
Nominal supply voltage (Vsup) 2.5 V 2.5 V - 2.5 V
surface mount YES YES - YES
technology CMOS CMOS - CMOS
Temperature level INDUSTRIAL INDUSTRIAL - INDUSTRIAL
Terminal form GULL WING GULL WING - GULL WING
Terminal pitch 1.27 mm 1.27 mm - 0.65 mm
Terminal location DUAL DUAL - DUAL
width 3.95 mm 5.5 mm - 4.4 mm
Base Number Matches 1 1 - 1
Texas Instruments: How to achieve high-precision desktop 3D printing and portable 3D scanning?
[align=left][color=rgb(51, 51, 51)][font=-apple-system-font, BlinkMacSystemFont, "][size=17px]I believe that many people in the 3D printing industry have seen this logo: DLP. Yes, the word DLP is a tr...
alan000345 TI Technology Forum
Is there a voltage-controlled switch in Pspice or Multisim that can control the voltage within a certain range (such as...
Help: Is there a voltage-controlled switch in Pspice or Multisim simulation software, that is, a switch that controls only a certain voltage range (for example, 1V)? Such a device does not exist, and ...
18772964987 Analog electronics
Freescale Development Environment
Has anyone installed Freescale's KDS-1.1.1.exe development software? Mine failed in the end. What's the reason? ? Attached is a picture of the prompt. Experts, please give me some advice....
rayhui100 Embedded System
What should I pay attention to when writing win test programs on PC?
I am going to start working on Win CE development, but I have no idea about Win CE. I want to write Win CE programs on PC, but I don't want to buy a development board. Is there any software that can s...
岁月留声机 Embedded System
Some minor issues with FPGA
For example, the Hurricane 5 series FPGA supports serdes and pcie interfaces, such as 4 pairs of serdes and 2 pcie. This can be done with dedicated pins or random IO, and then the logic can be done in...
flower_huanghua FPGA/CPLD
It seems that there is not enough space. Can someone give me some advice on how to fix this?
If anyone could help me fix this I would be very grateful.Error[e16]: Segment DATA16_Z (size: 0x201 align: 0x1) is too long for segment definition. At least 0x141 more bytes needed. The process occurr...
zhufuzhufu Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 858  1516  1779  771  267  18  31  36  16  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号