LAN9313-NZW-TR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> LAN9313-NZW-TR

LAN9313-NZW-TR: DescriptionLAN Switching Circuit, PQFP128, HALOGEN FREE AND ROHS COMPLIANT, PLASTIC, XVTQFP-128; CategoryWireless rf/communication Telecom circuit; File Size3MB，404 Pages; ManufacturerSMSC; Websitehttp://www.smsc.com/

Download Datasheet Parametric Compare View All

LAN9313-NZW-TR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	LAN9313-NZW-TR	-	-	View	Buy Now

LAN9313-NZW-TR Overview

LAN Switching Circuit, PQFP128, HALOGEN FREE AND ROHS COMPLIANT, PLASTIC, XVTQFP-128

LAN9313-NZW-TR Parametric

Parameter Name	Attribute value
package instruction	TFQFP,
Reach Compliance Code	unknown
JESD-30 code	S-PQFP-G128
length	14 mm
Number of functions	1
Number of terminals	128
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	TFQFP
Package shape	SQUARE
Package form	FLATPACK, THIN PROFILE, FINE PITCH
Maximum seat height	1.2 mm
Nominal supply voltage	3.3 V
surface mount	YES
Telecom integrated circuit types	LAN SWITCHING CIRCUIT
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.4 mm
Terminal location	QUAD
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

LAN9313/LAN9313i

Three Port 10/100 Managed Ethernet Switch with MII

PRODUCT FEATURES

Highlights



Datasheet

Switch Management

— Port mirroring/monitoring/sniffing: ingress and/or egress

traffic on any ports or port pairs

— Fully compliant statistics (MIB) gathering counters

— Control registers configurable on-the-fly



High performance and full featured 3 port switch with

VLAN, QoS packet prioritization, Rate Limiting, IGMP

monitoring and management functions

Serial management via SPI/I

C or SMI

Unique Virtual PHY feature simplifies software

development by mimicking the multiple switch ports

as a single port PHY

Integrated IEEE 1588 Hardware Time Stamp Unit

Ports

—

2 internal 10/100 PHYs with HP Auto-MDIX support

1 MII - PHY mode or MAC mode

Fully compliant with IEEE 802.3 standards

10BASE-T and 100BASE-TX support

Full and half duplex support

Full duplex flow control

Backpressure (forced collision) half duplex flow control

Automatic flow control based on programmable levels

Automatic 32-bit CRC generation and checking

2K Jumbo packet support

Programmable interframe gap, flow control pause value

Full transmit/receive statistics

Auto-negotiation

Automatic MDI/MDI-X

Loop-back mode

Target Applications



Cable, satellite, and IP set-top boxes

Digital televisions

Digital video recorders

VoIP/Video phone systems

Home gateways

Test/Measurement equipment

Industrial automation systems



Serial Management

Key Benefits



— SPI/I

C (slave) access to all internal registers

— MIIM (MDIO) access to PHY related registers

— SMI (extended MIIM) access to all internal registers

— Global 64-bit tunable clock

— Master or slave mode per port

— Time stamp on TX or RX of Sync and Delay_req

packets per port, Timestamp on GPIO

— 64-bit timer comparator event generation (GPIO or IRQ)

Ethernet Switch Fabric

— 32K buffer RAM

— 1K entry forwarding table

— Port based IEEE 802.1Q VLAN support (16 groups)

– Programmable IEEE 802.1Q tag insertion/removal

— IEEE 802.1d spanning tree protocol support

— QoS/CoS Packet prioritization

– 4 dynamic QoS queues per port

– Input priority determined by VLAN tag, DA lookup,

TOS, DIFFSERV or port default value

– Programmable class of service map based on input

priority

– Remapping of 802.1Q priority field on per port basis

– Programmable rate limiting at the ingress/egress

ports with random early discard, per port / priority

— IGMP v1/v2/v3 monitoring for Multicast packet filtering

— Programmable filter by MAC address



IEEE 1588 Hardware Time Stamp Unit



Other Features

— General Purpose Timer

— Serial EEPROM interface (I

C master or Microwire

master) for non-managed configuration

— Programmable GPIOs/LEDs



Single 3.3V power supply

Available in Commercial & Industrial Temp. Ranges

SMSC LAN9313/LAN9313i

DATASHEET

Revision 2.0 (02-14-13)

Three Port 10/100 Managed Ethernet Switch with MII

Datasheet

Order Numbers:

LAN9313-NU For 128-Pin, VTQFP Lead-Free RoHS Compliant Package (0 TO 70°C Temp Range)

LAN9313-NZW For 128-Pin, XVTQFP Lead-Free RoHS Compliant Package (0 TO 70°C Temp Range)

LAN9313i-NZW For 128-Pin, XVTQFP Lead-Free RoHS Compliant Package (-40 TO 85°C Temp Range)

LAN9313-NU-TR For 128-Pin, VTQFP Lead-Free RoHS Compliant Package (0 TO 70°C Temp Range)

LAN9313-NZW-TR For 128-Pin, XVTQFP Lead-Free RoHS Compliant Package (0 TO 70°C Temp Range)

LAN9313i-NZW-TR For 128-Pin, XVTQFP Lead-Free RoHS Compliant Package (-40 TO 85°C Temp Range)

TR indicates tape & reel option.

This product meets the halogen maximum concentration values per IEC61249-2-21

For RoHS compliance and environmental information, please visit

www.smsc.com/rohs

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for

construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC

reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications

before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent

rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated

version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors

known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not

designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property

damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of

this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC’s website at http://www.smsc.com. SMSC is a registered

trademark of Standard Microsystems Corporation (“SMSC”). Product names and company names are the trademarks of their respective holders.

The Microchip name and logo, and the Microchip logo are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY,

FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE

OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL

DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT;

TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD

TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Revision 2.0 (02-14-13)

DATASHEET

SMSC LAN9313/LAN9313i

Three Port 10/100 Managed Ethernet Switch with MII

Datasheet

Table of Contents

Chapter 1 Preface. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

1.1

1.2

1.3

General Terms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Buffer Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Register Nomenclature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Chapter 2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

2.1

General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2

Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.1 System Clocks/Reset/PME Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.2 System Interrupt Controller. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.3 Switch Fabric . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.4 Ethernet PHYs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.5 PHY Management Interface (PMI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.6 SPI/I2C Slave Controller. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.7 SMI Slave Controller. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.8 EEPROM Controller/Loader . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.9 1588 Time Stamp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.10 GPIO/LED Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3

Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3.1 MAC Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3.2 PHY Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3.3 Management Modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Chapter 3 Pin Description and Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

3.1

Pin Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.1.1 128-VTQFP Pin Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.1.2 128-XVTQFP Pin Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2

Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Chapter 4 Clocking, Resets, and Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

4.1

Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

4.2

Resets. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

4.2.1 Chip-Level Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

4.2.2

4.2.3

4.2.4

4.2.4.1

4.2.4.2

4.2.3.1

4.2.3.2

4.2.3.3

4.2.2.1

4.2.1.1

4.2.1.2

Multi-Module Resets. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

Single-Module Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

Power-On Reset (POR) .................................................................................................................................................................................. 44

nRST Pin Reset .............................................................................................................................................................................................. 45

Digital Reset (DIGITAL_RST) ......................................................................................................................................................................... 45

Port 2 PHY Reset............................................................................................................................................................................................ 46

Port 1 PHY Reset............................................................................................................................................................................................ 46

Virtual PHY Reset ........................................................................................................................................................................................... 46

Soft-Straps ...................................................................................................................................................................................................... 47

Hard-Straps..................................................................................................................................................................................................... 52

Configuration Straps. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

4.3

Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53

4.3.1 Port 1 & 2 PHY Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53

Chapter 5 System Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55

5.1

Functional Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5.2

Interrupt Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5.2.1 1588 Time Stamp Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5.2.2 Switch Fabric Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5.2.3 Ethernet PHY Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

SMSC LAN9313/LAN9313i

DATASHEET

Revision 2.0 (02-14-13)

Three Port 10/100 Managed Ethernet Switch with MII

Datasheet

5.2.4

5.2.5

5.2.6

5.2.7

GPIO Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

General Purpose Timer Interrupt . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Software Interrupt . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Device Ready Interrupt. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Chapter 6 Switch Fabric . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60

6.1

Functional Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.2

Switch Fabric CSRs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.2.1 Switch Fabric CSR Writes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.2.2 Switch Fabric CSR Reads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.2.3 Flow Control Enable Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.3

10/100 Ethernet MACs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.3.1 Receive MAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.3.2

6.3.2.1

6.3.1.1

Transmit MAC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67

Receive Counters ........................................................................................................................................................................................... 66

Transmit Counters .......................................................................................................................................................................................... 67

6.4

Switch Engine (SWE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

6.4.1 MAC Address Lookup Table. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

6.4.1.1

6.4.1.2

6.4.1.3

6.4.1.4

6.4.1.5

6.4.1.6

6.4.1.7

6.4.2

6.4.3

6.4.3.1

6.4.3.2

6.4.3.3

6.4.3.4

Forwarding Rules . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71

Transmit Priority Queue Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72

Learning/Aging/Migration ................................................................................................................................................................................ 69

Static Entries................................................................................................................................................................................................... 69

Multicast Pruning ............................................................................................................................................................................................ 69

Address Filtering ............................................................................................................................................................................................. 69

Spanning Tree Port State Override................................................................................................................................................................. 69

MAC Destination Address Lookup Priority...................................................................................................................................................... 69

Host Access .................................................................................................................................................................................................... 69

6.4.4

6.4.5

6.4.6

6.4.7

6.4.8

6.4.9

6.4.10

6.4.10.1

6.4.10.2

6.4.6.1

VLAN Support. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75

Spanning Tree Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75

Ingress Flow Metering and Coloring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76

Broadcast Storm Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

IPv4 IGMP Support. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Port Mirroring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Host CPU Port Special Tagging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Port Default Priority......................................................................................................................................................................................... 74

IP Precedence Based Priority ......................................................................................................................................................................... 74

DIFFSERV Based Priority............................................................................................................................................................................... 74

VLAN Priority .................................................................................................................................................................................................. 74

Ingress Flow Calculation................................................................................................................................................................................. 77

6.4.11 Counters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81

6.5

Buffer Manager (BM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81

6.5.1 Packet Buffer Allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81

6.5.2 Random Early Discard (RED). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.5.3 Transmit Queues . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.5.4 Transmit Priority Queue Servicing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.5.5 Egress Rate Limiting (Leaky Bucket) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.5.6 Adding, Removing, and Changing VLAN Tags . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.5.7 Counters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.6

Switch Fabric Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6.5.1.1

Packets from the Host CPU ............................................................................................................................................................................ 80

Packets to the Host CPU ................................................................................................................................................................................ 81

Buffer Limits and Flow Control Levels ............................................................................................................................................................ 81

Chapter 7 Ethernet PHYs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87

7.1

Functional Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7.1.1 PHY Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7.2

Port 1 & 2 PHYs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7.2.1 100BASE-TX Transmit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7.2.1.1

7.2.1.2

7.2.1.3

MII MAC Interface ........................................................................................................................................................................................... 89

4B/5B Encoder................................................................................................................................................................................................ 89

Scrambler and PISO ....................................................................................................................................................................................... 91

Revision 2.0 (02-14-13)

DATASHEET

SMSC LAN9313/LAN9313i

Three Port 10/100 Managed Ethernet Switch with MII

Datasheet

7.2.1.4

7.2.1.5

7.2.1.6

7.2.2.1

7.2.2.2

7.2.2.3

7.2.2.4

7.2.2.5

7.2.2.6

7.2.2.7

7.2.3.1

7.2.3.2

NRZI and MLT-3 Encoding ............................................................................................................................................................................. 91

100M Transmit Driver ..................................................................................................................................................................................... 91

100M Phase Lock Loop (PLL) ........................................................................................................................................................................ 91

A/D Converter ................................................................................................................................................................................................. 92

DSP: Equalizer, BLW Correction and Clock/Data Recovery .......................................................................................................................... 92

NRZI and MLT-3 Decoding ............................................................................................................................................................................. 93

Descrambler and SIPO ................................................................................................................................................................................... 93

5B/4B Decoding .............................................................................................................................................................................................. 93

Receiver Errors ............................................................................................................................................................................................... 93

10M TX Driver and PLL .................................................................................................................................................................................. 94

7.2.2

100BASE-TX Receive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92

7.2.3

7.2.4

7.2.4.1

7.2.4.2

7.2.4.3

7.2.4.4

10BASE-T Transmit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94

10BASE-T Receive. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94

7.2.5

7.2.5.1

7.2.5.2

7.2.5.3

7.2.5.4

7.2.5.5

PHY Auto-negotiation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95

Filter and Squelch ........................................................................................................................................................................................... 94

10M RX and PLL............................................................................................................................................................................................. 94

Jabber Detection............................................................................................................................................................................................. 95

PHY Pause Flow Control ................................................................................................................................................................................ 97

Parallel Detection............................................................................................................................................................................................ 97

Restarting Auto-Negotiation............................................................................................................................................................................ 97

Disabling Auto-Negotiation ............................................................................................................................................................................. 97

Half Vs. Full-Duplex ........................................................................................................................................................................................ 98

7.2.6

7.2.7

7.2.8

7.2.9

7.2.9.1

7.2.9.2

7.2.8.1

HP Auto-MDIX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98

MII MAC Interface. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98

PHY Management Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99

PHY Power-Down Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99

PHY Interrupts ................................................................................................................................................................................................ 99

PHY General Power-Down ........................................................................................................................................................................... 100

PHY Energy Detect Power-Down ................................................................................................................................................................. 100

7.2.10 PHY Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100

7.2.11 LEDs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7.2.12 Required Ethernet Magnetics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7.3

Virtual PHY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7.3.1 Virtual PHY Auto-Negotiation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7.3.2

7.3.3

7.3.3.1

7.3.3.2

7.3.2.1

7.3.1.1

7.3.1.2

7.3.1.3

7.2.10.1

7.2.10.2

7.2.10.3

PHY Software Reset via RESET_CTL.......................................................................................................................................................... 100

PHY Software Reset via PHY_BASIC_CTRL_x ........................................................................................................................................... 100

PHY Power-Down Reset............................................................................................................................................................................... 101

101

Virtual PHY in MAC Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103

Virtual PHY Pause Flow Control ................................................................................................................................................................... 103

Full-Duplex Flow Control............................................................................................................................................................................... 103

Virtual PHY Software Reset via RESET_CTL .............................................................................................................................................. 103

Virtual PHY Software Reset via VPHY_BASIC_CTRL ................................................................................................................................. 104

Virtual PHY Resets. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103

Chapter 8 Serial Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105

8.1

Functional Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

8.2

I2C/Microwire Master EEPROM Controller. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

8.2.1 EEPROM Controller Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

8.2.2 I2C EEPROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

8.2.2.1

8.2.2.2

8.2.2.3

8.2.2.4

8.2.2.5

8.2.3.1

8.2.3.2

8.2.3.3

8.2.3.4

8.2.3.5

8.2.3.6

8.2.3.7

8.2.3.8

105

106

107

8.2.3

Microwire EEPROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112

I2C Protocol Overview .................................................................................................................................................................................. 108

I2C EEPROM Device Addressing................................................................................................................................................................. 109

I2C EEPROM Byte Read .............................................................................................................................................................................. 109

I2C EEPROM Sequential Byte Reads .......................................................................................................................................................... 110

I2C EEPROM Byte Writes ............................................................................................................................................................................ 111

Microwire Master Commands ....................................................................................................................................................................... 112

ERASE (Erase Location) .............................................................................................................................................................................. 113

ERAL (Erase All)........................................................................................................................................................................................... 114

EWDS (Erase/Write Disable) ........................................................................................................................................................................ 114

EWEN (Erase/Write Enable)......................................................................................................................................................................... 115

READ (Read Location) ................................................................................................................................................................................. 115

WRITE (Write Location) ................................................................................................................................................................................ 116

WRAL (Write All)........................................................................................................................................................................................... 116

EEPROM Loader Operation ......................................................................................................................................................................... 117

8.2.4

8.2.4.1

EEPROM Loader . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117

Revision 2.0 (02-14-13)

SMSC LAN9313/LAN9313i

DATASHEET

LAN9313-NZW-TR Related Products

	LAN9313-NZW-TR	LAN9313-NU-TR	LAN9313I-NZW-TR
Description	LAN Switching Circuit, PQFP128, HALOGEN FREE AND ROHS COMPLIANT, PLASTIC, XVTQFP-128	LAN Switching Circuit, PQFP128, HALOGEN FREE AND ROHS COMPLIANT, PLASTIC, VTQFP-128	LAN Switching Circuit, PQFP128, HALOGEN FREE AND ROHS COMPLIANT, PLASTIC, XVTQFP-128
package instruction	TFQFP,	TFQFP,	TFQFP,
Reach Compliance Code	unknown	unknown	unknown
JESD-30 code	S-PQFP-G128	S-PQFP-G128	S-PQFP-G128
length	14 mm	14 mm	14 mm
Number of functions	1	1	1
Number of terminals	128	128	128
Maximum operating temperature	70 °C	70 °C	85 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TFQFP	TFQFP	TFQFP
Package shape	SQUARE	SQUARE	SQUARE
Package form	FLATPACK, THIN PROFILE, FINE PITCH	FLATPACK, THIN PROFILE, FINE PITCH	FLATPACK, THIN PROFILE, FINE PITCH
Maximum seat height	1.2 mm	1.2 mm	1.2 mm
Nominal supply voltage	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES
Telecom integrated circuit types	LAN SWITCHING CIRCUIT	LAN SWITCHING CIRCUIT	LAN SWITCHING CIRCUIT
Temperature level	COMMERCIAL	COMMERCIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING
Terminal pitch	0.4 mm	0.4 mm	0.4 mm
Terminal location	QUAD	QUAD	QUAD
width	14 mm	14 mm	14 mm
Base Number Matches	1	1	1

Recommended Resources

An automatically adjusting temperature controller circuit

Safe anti-theft alarm circuit

Thermistor phase blocking protection circuit

Novel long distance dial limiter circuit diagram

Electric single beam crane radio remote control (TX315B1)

[Automatic wireless feeding system for ornamental fish] based on Thread: [i=s]This post was last edited by allenliu on 2017-7-25 02:38[/i] Node information: 1. NanoPI AIR + LSD-KW41Z moduleNanoPI runs Ubuntu Core system as a gateway (border router). The powerful CPU can ru...; allenliu NXP MCU

AD603 Application Problems: This circuit diagram is my schematic diagram. The voltage output by TLC5615 is correct. Since the minimum reference voltage of TLC5616 is 2V, 2.048V is used. In order to improve the resolution of the ...; huang0909 Analog electronics

Huang Zhiwei from the University of South China uses ground plane to reduce ground noise in MSP430 system: [i=s] This post was last edited by paulhyde on 2014-9-15 03:45 [/i] [color=#000000][font=宋体][size=10.5pt]Huang Zhiwei, University of South China [/size][/font] [font=宋体][size=10.5pt]Using ground plane...; 黄智伟 Electronics Design Contest

stm32 compilation problem help: When compiling with KEIL UV4, there is a problem of repeated definition of TYPE.H and STM32F10X.H. I used the V2.0.1 library before, and now I use the V3.5.0 library. I need help from experts and it n...; wanyong19860402 stm32/stm8

Home appliance switches based on TI SensorTag: Making an electronic lock with password verification is also a good choice. Unfortunately, I don’t know how to develop an APP. As a second choice, it is more reliable to use a ready-made APP to contro...; ltbytyn Wireless Connectivity

The process of WEBENCH design + power supply design of vehicle battery voltage acquisition system: Design of power supply for vehicle battery voltage acquisition system Design intention: In the battery management system of electric vehicles, it is an important function of the management system to d...; sjl2001 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components