EEWORLDEEWORLDEEWORLD

Part Number

Search

WED2ZLRSP01S50BC

Description
SRAM Module, 512KX32, 5ns, CMOS, PBGA209, PLASTIC, BGA-209
Categorystorage    storage   
File Size351KB,13 Pages
ManufacturerWhite Electronic Designs Corporation
Websitehttp://www.wedc.com/
Download Datasheet Parametric Compare View All

WED2ZLRSP01S50BC Overview

SRAM Module, 512KX32, 5ns, CMOS, PBGA209, PLASTIC, BGA-209

WED2ZLRSP01S50BC Parametric

Parameter NameAttribute value
MakerWhite Electronic Designs Corporation
package instructionPLASTIC, BGA-209
Reach Compliance Codeunknown
Maximum access time5 ns
JESD-30 codeR-PBGA-B209
memory density16777216 bit
Memory IC TypeSRAM MODULE
memory width32
Number of functions1
Number of terminals209
word count524288 words
character code512000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize512KX32
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum supply voltage (Vsup)2.625 V
Minimum supply voltage (Vsup)2.375 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal locationBOTTOM
Base Number Matches1
White Electronic Designs
512K x 32/256K x 32 Dual Array
Synchronous Pipeline Burst NBL SRAM
FEATURES
Fast clock speed: 166, 150, 133, and 100MHz
Fast access times: 3.5ns, 3.8ns, 4.2ns, and 5.0ns
Fast OE# access times: 3.5ns, 3.8ns, 4.2ns, and
5.0ns
Single +2.5V ± 5% power supply (V
CC
)
Snooze Mode for reduced-standby power
Individual Byte Write control
Clock-controlled and registered addresses, data
I/Os and control signals
Burst control (interleaved or linear burst)
Packaging:
209-bump BGA package
Low capacitive bus loading
WED2ZLRSP01S
DESCRIPTION
The WED2ZLRSP01S, Dual Independent Array, NBL-
SSRAM device employs high-speed, Low-Power CMOS
silicon and is fabricated using an advanced CMOS process.
WEDC’s 24Mb, Sync Burst SRAM MCP integrates two
totally independent arrays, the first organized as a 512K x
32, and the second a 256K x 32.
All Synchronous inputs pass through registers controlled
by a positive edge triggered, single clock input per array.
The NBL or No Bus Latency Memory provides 100% bus
utilizaton, with no loss of cycles caused by change in modal
operation (Write to Read/Read to Write). All inputs except
for Asynchronous Output Enable and Burst Mode control
are synchronized on the positive or rising edge of Clock.
Burst order control must be tied either HIGH or LOW, Write
cycles are internally self-timed, and writes are initiated on
the rising edge of clock. This feature eliminates the need
for complex off-chip write pulse generation and proved
increased timing flexibility for incoming signals.
PIN CONFIGURATION
(TOP VIEW)
1
Vss
NC
A_ADR
A_ADR
A_ADR
A_ADR
A_ADR
NC
Vss
Vss
Vss
NC
B_ADR
B_ADR
B_ADR
B_ADR
B_ADR
NC
Vss
2
A_DATb
0
A_DATb
4
A_ADR
Vss
A_CK
Vss
A_ADR
A_DATc
0
A_DATc
4
Vss
B_DATb
0
B_DATb
4
B_ADR
Vss
B_CK
Vss
NC
B_DATc
4
B_DATc
0
3
A_DATb
1
A_DATb
5
A_OE#
A_CKE#
A_GWE#
A_CS
2
#
A_CS
1
#
A_DATc
1
A_DATc
5
Vss
B_DATb
1
B_DATb
5
B_OE#
B_CKE#
B_GWE#
B_CS
2
#
B_CS
1
#
B_DATc
5
B_DATc
1
4
A_DATb
2
A_DATb
6
A_ADV
Vcc
Vcc
Vcc
A_CS
2
A_DATc
2
A_DATc
6
Vss
B_DATb
2
B_DATb
6
B_ADV
Vcc
Vcc
Vcc
B_CS
2
B_DATc
6
B_DATc
2
5
A_DATb
3
A_DATb
7
A_BWEb
Vcc
Vcc
Vcc
A_BWEc
A_DATc
3
A_DATc
7
Vss
B_DAT
3
B_DAT
7
B_BWEb
Vcc
Vcc
Vcc
B_BWE
c
B_DATc
7
B_DATc
3
6
Vss
Vss
Vss
Vcc
Vcc
Vcc
Vss
Vss
Vss
Vss
Vss
Vss
Vss
Vcc
Vcc
Vcc
Vss
Vss
Vss
7
A_DATa
0
A_DATa
4
A_BWEa
Vcc
Vcc
Vcc
A_BWEd
A_DATd
0
A_DATd
4
Vss
B_DATa
0
B_DATa
4
B_BWEa
Vcc
Vcc
Vcc
B_BWEd
B_DATd
4
B_DATd
0
8
A_DATa
1
A_DATa
5
A_ZZ
Vcc
Vcc
Vcc
A_LBO#
A_DATd
1
A_DATd
5
Vss
B_DATa
1
B_DATa
5
B_ZZ
Vcc
Vcc
Vcc
B_LBO#
B_DATd
5
B_DATd
1
9
A_DATa
2
A_DATa
6
A_ADR
Vcc
Vcc
Vcc
A_ADR
A_DATd
2
A_DATd
6
Vss
B_DATa
2
B_DATa
6
B_ADR
Vcc
Vcc
Vcc
B_ADR
B_DATd
6
B_DATd
2
10
A_DATa
3
A_DATa
7
A_ADR
A_ADR
A_ADR
1
A_ADR
A_ADR
A_DATd
3
A_DATd
7
Vss
B_DATa
3
B_DATa
7
B_ADR
B_ADR
B_ADR
1
B_ADR
B_ADR
B_DATd
7
B_DATd
3
11
Vss
NC
A_ADR
A_ADR
A_ADR
0
A_ADR
A_ADR
NC
Vss
Vss
Vss
NC
B_ADR
B_ADR
B_ADR
0
B_ADR
B_ADR
NC
Vss
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
April, 2002
Rev. 0
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

WED2ZLRSP01S50BC Related Products

WED2ZLRSP01S50BC WED2ZLRSP01S38BI WED2ZLRSP01S50BI WED2ZLRSP01S38BC WED2ZLRSP01S42BI WED2ZLRSP01S42BC WED2ZLRSP01S35BC
Description SRAM Module, 512KX32, 5ns, CMOS, PBGA209, PLASTIC, BGA-209 SRAM Module, 512KX32, 3.8ns, CMOS, PBGA209, PLASTIC, BGA-209 SRAM Module, 512KX32, 5ns, CMOS, PBGA209, PLASTIC, BGA-209 SRAM Module, 512KX32, 3.8ns, CMOS, PBGA209, PLASTIC, BGA-209 SRAM Module, 512KX32, 4.2ns, CMOS, PBGA209, PLASTIC, BGA-209 SRAM Module, 512KX32, 4.2ns, CMOS, PBGA209, PLASTIC, BGA-209 SRAM Module, 512KX32, 3.5ns, CMOS, PBGA209, PLASTIC, BGA-209
Maker White Electronic Designs Corporation White Electronic Designs Corporation White Electronic Designs Corporation White Electronic Designs Corporation White Electronic Designs Corporation White Electronic Designs Corporation White Electronic Designs Corporation
package instruction PLASTIC, BGA-209 PLASTIC, BGA-209 PLASTIC, BGA-209 PLASTIC, BGA-209 PLASTIC, BGA-209 PLASTIC, BGA-209 PLASTIC, BGA-209
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown
Maximum access time 5 ns 3.8 ns 5 ns 3.8 ns 4.2 ns 4.2 ns 3.5 ns
JESD-30 code R-PBGA-B209 R-PBGA-B209 R-PBGA-B209 R-PBGA-B209 R-PBGA-B209 R-PBGA-B209 R-PBGA-B209
memory density 16777216 bit 16777216 bit 16777216 bit 16777216 bit 16777216 bit 16777216 bit 16777216 bit
Memory IC Type SRAM MODULE SRAM MODULE SRAM MODULE SRAM MODULE SRAM MODULE SRAM MODULE SRAM MODULE
memory width 32 32 32 32 32 32 32
Number of functions 1 1 1 1 1 1 1
Number of terminals 209 209 209 209 209 209 209
word count 524288 words 524288 words 524288 words 524288 words 524288 words 524288 words 524288 words
character code 512000 512000 512000 512000 512000 512000 512000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 85 °C 85 °C 70 °C 85 °C 70 °C 70 °C
organize 512KX32 512KX32 512KX32 512KX32 512KX32 512KX32 512KX32
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code BGA BGA BGA BGA BGA BGA BGA
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum supply voltage (Vsup) 2.625 V 2.625 V 2.625 V 2.625 V 2.625 V 2.625 V 2.625 V
Minimum supply voltage (Vsup) 2.375 V 2.375 V 2.375 V 2.375 V 2.375 V 2.375 V 2.375 V
Nominal supply voltage (Vsup) 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
surface mount YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL INDUSTRIAL INDUSTRIAL COMMERCIAL INDUSTRIAL COMMERCIAL COMMERCIAL
Terminal form BALL BALL BALL BALL BALL BALL BALL
Terminal location BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM
Base Number Matches 1 1 1 1 1 1 1
AM1808 Debugging STN LCD Problems
Recently, I used AM1808 to adjust STN 4bpp LCD, and directly used RASter mode. The problem is that after initialization, only PCLK can be seen to be output, LCD_HSYNC, LCD_VSYNC have not changed and a...
yinhu DSP and ARM Processors
What is the relevant knowledge about IVPD and IVPH?
[size=3]Question 1. In the CMD file, VECT: origin=0x6900, len=0x200;[/size] [size=3]while in the header file IVPH=0x0069, IVPD=[/size][size=3]0x0069;[/size] and in the 5509.h file #define IVPD *(volat...
阿诚 DSP and ARM Processors
dsp about brushless dc motor
Who has a program for controlling a brushless DC motor using dsp?...
狂扫巨 DSP and ARM Processors
【Classic Show】Smoke Alarm Circuit
[i=s]This post was last edited by dontium on 2015-1-23 13:27[/i]The smoke alarm consists of a series feedback photosensitive circuit composed of an infrared light-emitting tube and a phototransistor ,...
ddllxxrr Analogue and Mixed Signal
CN0163_【10 typical laboratory circuit recommendations】Part 4
[10 Typical Laboratory Circuit Recommendations] 4: ADXRS450 is a digital output gyroscope, mainly used in medical, industrial, instrumentation, stability and other high-performance applications. This ...
fish001 ADI Reference Circuit
Altium designer 18 steps to design circuit boards
We have previously introduced the general steps for using AD18 . This time, let’s briefly talk about an example of using AD18 to design a circuit board. Open AD18 , first create several project files,...
电鱼电子工程师 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 328  1348  2919  181  1823  7  28  59  4  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号