EEWORLDEEWORLDEEWORLD

Part Number

Search

HUF75339S3

Description
Power Field-Effect Transistor, 70A I(D), 55V, 0.012ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-262AA
CategoryDiscrete semiconductor    The transistor   
File Size114KB,12 Pages
ManufacturerHarris
Websitehttp://www.harris.com/
Download Datasheet Parametric Compare View All

HUF75339S3 Overview

Power Field-Effect Transistor, 70A I(D), 55V, 0.012ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-262AA

HUF75339S3 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerHarris
package instructionIN-LINE, R-PSIP-T3
Reach Compliance Codeunknown
ECCN codeEAR99
Shell connectionDRAIN
ConfigurationSINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage55 V
Maximum drain current (Abs) (ID)70 A
Maximum drain current (ID)70 A
Maximum drain-source on-resistance0.012 Ω
FET technologyMETAL-OXIDE SEMICONDUCTOR
JEDEC-95 codeTO-262AA
JESD-30 codeR-PSIP-T3
JESD-609 codee0
Number of components1
Number of terminals3
Operating modeENHANCEMENT MODE
Maximum operating temperature175 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formIN-LINE
Polarity/channel typeN-CHANNEL
Maximum power consumption environment124 W
Maximum power dissipation(Abs)124 W
Certification statusNot Qualified
surface mountNO
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal locationSINGLE
transistor applicationsSWITCHING
Transistor component materialsSILICON
Maximum off time (toff)70 ns
Maximum opening time (tons)110 ns
Base Number Matches1
S E M I C O N D U C T O R
HUF75339G3, HUF75339P3,
HUF75339S3, HUF75339S3S
70A, 55V, 0.012 Ohm, N-Channel
UltraFET™
Power MOSFETs
Description
The HUF75339 N-Channel power MOSFET is manufactured
using the innovative
UltraFET™
process. This advanced
process technology achieves the lowest possible on-resis-
tance per silicon area, resulting in outstanding performance.
This device is capable of withstanding high energy in the
avalanche mode and the diode exhibits very low reverse
recovery time and stored charge. It was designed for use in
applications where power efficiency is important, such as
switching regulators, switching converters, motor drivers,
relay drivers, low-voltage bus switches, and power manage-
ment in portable and battery-operated products.
Formerly developmental type TA75339.
BRAND
75339G
75339P
75339S
75339S
G
August 1997
Features
• 70A, 55V
Ultra Low On-Resistance,
r
DS(ON)
= 0.012Ω
• Diode Exhibits Both High Speed and Soft Recovery
Temperature Compensating
PSPICE Model
Thermal Impedance
PSPICE Model
• Peak Current vs Pulse Width Curve
• UIS Rating Curve
Ordering Information
PART NUMBER
HUF75339G3
HUF75339P3
HUF75339S3
HUF75339S3S
PACKAGE
TO-247
TO-220AB
TO-262AA
TO-263AB
Symbol
D
NOTE: When ordering, use the entire part number. Add the suffix T
to obtain the TO-263AB variant in tape and reel, e.g.,
HUF75339S3ST.
S
Packaging
JEDEC TO-247
SOURCE
DRAIN
GATE
JEDEC TO-262AA
SOURCE
DRAIN
GATE
DRAIN
(FLANGE)
JEDEC TO-220AB
SOURCE
DRAIN
GATE
GATE
SOURCE
JEDEC TO-263AB
DRAIN
(FLANGE)
DRAIN
(FLANGE)
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper ESD Handling Procedures.
UltraFET™ is a Trademark of Harris Corporation.
1
Copyright
©
Harris Corporation 1997
File Number
4363.1

HUF75339S3 Related Products

HUF75339S3 HUF75339G3 HUF75339P3
Description Power Field-Effect Transistor, 70A I(D), 55V, 0.012ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-262AA Power Field-Effect Transistor, 70A I(D), 55V, 0.012ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-247, Power Field-Effect Transistor, 70A I(D), 55V, 0.012ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-220AB
Is it Rohs certified? incompatible incompatible incompatible
package instruction IN-LINE, R-PSIP-T3 FLANGE MOUNT, R-PSFM-T3 FLANGE MOUNT, R-PSFM-T3
Reach Compliance Code unknown unknown unknow
ECCN code EAR99 EAR99 EAR99
Configuration SINGLE WITH BUILT-IN DIODE SINGLE WITH BUILT-IN DIODE SINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage 55 V 55 V 55 V
Maximum drain current (Abs) (ID) 70 A 70 A 70 A
Maximum drain current (ID) 70 A 70 A 70 A
Maximum drain-source on-resistance 0.012 Ω 0.012 Ω 0.012 Ω
FET technology METAL-OXIDE SEMICONDUCTOR METAL-OXIDE SEMICONDUCTOR METAL-OXIDE SEMICONDUCTOR
JEDEC-95 code TO-262AA TO-247 TO-220AB
JESD-30 code R-PSIP-T3 R-PSFM-T3 R-PSFM-T3
JESD-609 code e0 e0 e0
Number of components 1 1 1
Number of terminals 3 3 3
Operating mode ENHANCEMENT MODE ENHANCEMENT MODE ENHANCEMENT MODE
Maximum operating temperature 175 °C 175 °C 175 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE FLANGE MOUNT FLANGE MOUNT
Polarity/channel type N-CHANNEL N-CHANNEL N-CHANNEL
Maximum power consumption environment 124 W 124 W 124 W
Maximum power dissipation(Abs) 124 W 124 W 124 W
Certification status Not Qualified Not Qualified Not Qualified
surface mount NO NO NO
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
Terminal location SINGLE SINGLE SINGLE
transistor applications SWITCHING SWITCHING SWITCHING
Transistor component materials SILICON SILICON SILICON
Maximum off time (toff) 70 ns 70 ns 70 ns
Maximum opening time (tons) 110 ns 110 ns 110 ns
Maker Harris - Harris
Shell connection DRAIN - DRAIN
Base Number Matches 1 1 -
Peak Reflow Temperature (Celsius) - NOT SPECIFIED NOT SPECIFIED
Maximum time at peak reflow temperature - NOT SPECIFIED NOT SPECIFIED
[In-depth evaluation of STM32 Nucleo] + development experience and stage summary
[i=s]This post was last edited by fyaocn on 2014-12-15 12:25[/i] Because of other work, the test was intermittent, so the posts in the middle were also very simple, just for demonstration. However, I ...
fyaocn stm32/stm8
How to change the SinA332.0 development board from VGA output to LCD output
[size=5][backcolor=rgb(222, 240, 251)]Allwinner A33 processor supports Android 4.4 and 6.0 versions[/backcolor][/size] [backcolor=rgb(222, 240, 251)]Because the default configuration in the system sou...
babyking Embedded System
High-frequency contactless smart card terminal creative progress post + AltiumDesigner schematic diagram
High-frequency contactless smart card terminal creative progress post + AltiumDesigner schematic diagram...
gxliu08 Renesas Electronics MCUs
Looking at the component list of the Zhejiang Electronic Design Competition, can you guess what questions can be asked?
[i=s]This post was last edited by paulhyde on 2014-9-15 03:15[/i][table=98%] [tr][td][/td][td][/td][td][/td][td][/td][/tr] [tr][td=1,10,100][align=center]Power supply[/align][/td][td=1,2,198][align=ce...
云弋sky Electronics Design Contest
Several ways to write clock and reset in Testbench
For example: 1. Ordinary clock signal ( 1 ) initial statement parameter FAST_PERIOD=10;// Generate a clock with a period of 10 reg Clock; initial begin Clock=0; forever # (FAST_PERIOD/2) Clock=~Clock;...
似水如烟 FPGA/CPLD
A large high-tech listed company is recruiting: Embedded system design engineer/communication product design engineer/system software design engineer. Work location: Shenzhen
Our company is a large high-tech listed company in Shenzhen, mainly engaged in the production and development of power system products, microelectronics products, optical and magnetic equipment. The c...
407406136 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 201  1255  2208  1555  1590  5  26  45  32  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号