EEWORLDEEWORLDEEWORLD

Part Number

Search

AGLE30002-FG484YI

Description
FPGA
CategoryProgrammable logic devices    Programmable logic   
File Size8MB,164 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

AGLE30002-FG484YI Overview

FPGA

AGLE30002-FG484YI Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicrosemi
package instruction,
Reach Compliance Codecompliant
JESD-609 codee0
Humidity sensitivity level3
Peak Reflow Temperature (Celsius)230
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Terminal surfaceTIN LEAD
Maximum time at peak reflow temperature30
Base Number Matches1
Revision 12
IGLOOe Low Power Flash FPGAs
with Flash*Freeze Technology
Features and Benefits
Low Power
1.2 V to 1.5 V Core Voltage Support for Low Power
Supports Single-Voltage System Operation
Low-Power Active FPGA Operation
Flash*Freeze
Technology
Enables
Ultra-Low
Power
Consumption while Maintaining FPGA Content
• Flash*Freeze Pin Allows Easy Entry to / Exit from Ultra-Low-
Power Flash*Freeze Mode
• 600 k to 3 Million System Gates
• 108 to 504 kbits of True Dual-Port SRAM
• Up to 620 User I/Os
• Bank-Selectable I/O Voltages—Up to 8 Banks per Chip
• Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /
2.5 V / 1.8 V / 1.5 V / 1.2 V, 3.3 V PCI / 3.3 V PCI-X, and
LVCMOS 2.5 V / 5.0 V Input
• Differential I/O Standards: LVPECL, LVDS, B-LVDS, and
M-LVDS
• Voltage-Referenced I/O Standards: GTL+ 2.5 V / 3.3 V, GTL
2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II, SSTL3
Class I and II
• Wide Range Power Supply Voltage Support per JESD8-B,
Allowing I/Os to Operate from 2.7 V to 3.6 V
• Wide Range Power Supply Voltage Support per JESD8-12,
Allowing I/Os to Operate from 1.14 V to 1.575 V
• I/O Registers on Input, Output, and Enable Paths
• Hot-Swappable and Cold-Sparing I/Os
• Programmable Output Slew Rate and Drive Strength
• Programmable Input Delay
• Schmitt Trigger Option on Single-Ended Inputs
• Weak Pull-Up/-Down
• IEEE 1149.1 (JTAG) Boundary Scan Test
• Pin-Compatible Packages across the IGLOO
®
e Family
• Six CCC Blocks, Each with an Integrated PLL
• Configurable Phase Shift, Multiply/Divide, Delay Capabilities,
and External Feedback
• Wide Input Frequency Range (1.5 MHz up to 250 MHz)
• 1 kbit of FlashROM User Nonvolatile Memory
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM
Blocks (×1, ×2, ×4, ×9, and ×18 organizations available)
• True Dual-Port SRAM (except ×18)
• M1 IGLOOe Devices—Cortex™-M1 Soft Processor Available
with or without Debug
High Capacity
Reprogrammable Flash Technology
• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS
Process
• Live-at-Power-Up (LAPU) Level 0 Support
• Single-Chip Solution
• Retains Programmed Design when Powered Off
• 250 MHz (1.5 V systems) and 160 MHz (1.2 V systems) System
Performance
• ISP Using On-Chip 128-Bit Advanced Encryption Standard
(AES) Decryption via JTAG (IEEE 1532–compliant)
• FlashLock
®
Designed to Secure FPGA Contents
• Segmented, Hierarchical Routing and Clock Structure
• High-Performance, Low-Skew Global Network
• Architecture Supports Ultra-High Utilization
• 700 Mbps DDR, LVDS-Capable I/Os
• 1.2
V,
1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
Clock Conditioning Circuit (CCC) and PLL
In-System Programming (ISP) and Security
High-Performance Routing Hierarchy
Pro (Professional) I/O
Embedded Memory
ARM Processor Support in IGLOOe FPGAs
Table 1 • IGLOOe Product Family
IGLOOe Devices
ARM-Enabled IGLOOe Devices
System Gates
VersaTiles (D-flip-flops)
Quiescent Current (typical) in Flash*Freeze Mode (µW)
RAM kbits (1,024 bits)
4,608-Bit Blocks
FlashROM Kbits (1,024 bits)
Secure (AES) ISP
CCCs with Integrated PLLs
VersaNet Globals
1
I/O Banks
Maximum User I/Os
Package Pins
FBGA
600,000
13,824
49
108
24
1
Yes
6
18
8
270
FG256, FG484
AGLE600
AGLE3000
M1AGLE3000
3,000,000
75,264
137
504
112
1
Yes
6
18
8
620
FG484, FG896
Notes:
1. Refer to the
Cortex-M1 Handbook
for more information.
2. Six chip (main) and twelve quadrant global networks are available.
3. For devices supporting lower densities, refer to the
IGLOO Low-Power Flash FPGAs with Flash*Freeze Technology
datasheet.
September 2012
© 2012 Microsemi Corporation
I
How to add guard rings to the two input terminals of an operational amplifier during PCB design?
In the reverse amplifier circuit designed by OPA2335, in order to reduce the influence of unnecessary current, I want to protect the same direction and reverse input pins with a guard ring. How to dra...
天下独唱 PCB Design
C2000 + DIY F2407A learning board
This board was designed by myself in 2004. It is basically the minimum system of 2407A. It has expanded RS232 and CAN interface chips. At the same time, I made a JTAG debugging tool by referring to th...
蓝雨夜 Microcontroller MCU
Is the stm8l151G4 available?
Is stm8l151G4 available? I can't find it on Taobao. Also, where can I buy the stm8l development board? I want to buy one to play with....
djy243 stm32/stm8
Where can I download Windows CE operating system?
I don't know if there is Windows CE download available online. If so, could you please tell me the download address? Thank you!!!, waiting online,,,,,,,,,,,,,,,,,,...
jamy001 Embedded System
《CMOS Circuit Design Layout and Simulation》
Read the book, and mark it at the same time, hehe...
ddllxxrr FPGA/CPLD
Talking about several details that programmers need to pay attention to
[b]Author: [/b][url=http://www.embedu.org/][font=宋体][size=2][color=#800080]Lecturer of Huaqing Yuanjian Embedded College. [/size][/font] Last Saturday, I was invited to attend a "3G and Mobile Develop...
ayayaya Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 258  2360  2290  1864  35  6  48  47  38  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号