74LCX244FT(AE) datasheet, PDF - EEWORLD Datasheet

74LCX244FT(AE): DescriptionBuffer/Line Driver 8-CH Non-Inverting 3-ST CMOS 20-Pin TSSOP-B T/R; CategoryBuffer and line drives; ManufacturerToshiba Semiconductor; Websitehttp://toshiba-semicon-storage.com/

Stay tuned Parametric

74LCX244FT(AE) Overview

Buffer/Line Driver 8-CH Non-Inverting 3-ST CMOS 20-Pin TSSOP-B T/R

Parameter Name	Attribute value
EU restricts the use of certain hazardous substances	Compliant
ECCN (US)	EAR99
Part Status	Active
Logic Family	LCX
Logic Function	Buffer/Line Driver
Number of Elements per Chip	2
Number of Channels per Chip	8
Number of Inputs per Chip	8
Number of Input Enables per Chip	0
Number of Outputs per Chip	8
Number of Output Enables per Chip	2 Low
Bus Hold	No
Polarity	Non-Inverting
Maximum Propagation Delay Time @ Maximum CL (ns)	7.5@2.7V\|6.5@3.3V
Absolute Propagation Delay Time (ns)	32
Process Technology	CMOS
Input Signal Type	Single-Ended
Output Type	3-State
Maximum Low Level Output Current (mA)	24
Maximum High Level Output Current (mA)	-24
Minimum Operating Supply Voltage (V)	1.65
Typical Operating Supply Voltage (V)	1.8\|2.5\|3.3
Maximum Operating Supply Voltage (V)	3.6
Tolerant I/Os (V)	5
Maximum Quiescent Current (uA)	10
Propagation Delay Test Condition (pF)	50
Maximum Power Dissipation (mW)	180
Minimum Operating Temperature (°C)	-40
Maximum Operating Temperature (°C)	85
Packaging	Tape and Reel
Standard Package Name	SOP
Supplier Package	TSSOP-B
Pin Count	20
Mounting	Surface Mount
Package Height	1
Package Width	4.4
PCB changed	20
Lead Shape	Gull-wing

How to assign values to multiple IO ports at the same time?: I would like to ask, for different IOs, such as GPIOA1, A2, A3, B1, B2, B3, C1, C2, can I use a structure to write these eight non-continuous IO ports into a group, and then assign values to this grou...; 玻璃之城2046 stm32/stm8

EEWORLD University ---- Miz702 zynq video beginner tutorial (Milinke): Miz702 zynq video beginner tutorial (Milink) : https://training.eeworld.com.cn/course/5654Miz702 video for fresh man, about development environment, ZYNQ GPIO, ADC, DDR, AXI and other contents...; 木犯001号 FPGA/CPLD

raw-os 2.005 released: Raw-OS 2.005 is available for download at: http://www.raw-os.org/download.html. For new features, please refer to: Raw-OS 2.005 VS 2015 platform port...; jorya_txj Embedded System

msp430f5529 interrupt notes: Defining an interrupt service routine #pragma vector=PORT1_VECTOR //P1 port interrupt vector__interruptvoid Port_1(void) //Declare interrupt service routine, named Port_1{... //Interrupt service routi...; Aguilera Microcontroller MCU

Please help me apply for a chip data sheet.: I need help to apply for the chip MAX3601. Due to school reasons, the chip company blocked me from getting a data sheet. Can any kind-hearted person help me apply for it?...; panchhunhui FPGA/CPLD

Some advice for new members: Be more proactive and give more. Accumulate more and settle more. Don't look at the gains and losses in the present, look at the long term!...; eeleader Talking about work

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components