5962F9670401VEC datasheet, PDF

Datasheet> All Categories > logic> logic> 5962F9670401VEC

Preview

5962F9670401VEC: DescriptionAC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CERAMIC, DIP-16; Categorylogic logic; File Size10KB，1 Pages; ManufacturerIntersil ( Renesas ); Websitehttp://www.intersil.com/cda/home/

Download Datasheet Compare View All

5962F9670401VEC Overview

AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CERAMIC, DIP-16

Preview

Download Datasheet

View All

ACS112MS

January 1996

Radiation Hardened

Dual J-K Flip-Flop

Pinouts

16 PIN CERAMIC DUAL-IN-LINE

MIL-STD-1835, DESIGNATOR CDIP2-T16,

LEAD FINISH C

TOP VIEW

CP1 1

K1 2

J1 3

S1 4

Q1 5

Q1 6

Q2 7

GND 8

16 VCC

15 R1

14 R2

13 CP2

12 K2

11 J2

10 S2

9 Q2

Features

• Devices QML Qualiﬁed in Accordance with MIL-PRF-38535

• Detailed Electrical and Screening Requirements are Contained in

SMD# 5962-96704 and Intersil’sIntersil QM Plan

• 1.25 Micron Radiation Hardened SOS CMOS

• Total Dose . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >300K RAD (Si)

• Single Event Upset (SEU) Immunity: <1 x 10

-10

Errors/Bit/Day

(Typ)

• SEU LET Threshold . . . . . . . . . . . . . . . . . . . . . . . >100 MEV-cm

/mg

• Dose Rate Upset . . . . . . . . . . . . . . . . >10

RAD (Si)/s, 20ns Pulse

• Dose Rate Survivability . . . . . . . . . . . >10

RAD (Si)/s, 20ns Pulse

• Latch-Up Free Under Any Conditions

• Military Temperature Range . . . . . . . . . . . . . . . . . . -55

C to +125

• Signiﬁcant Power Reduction Compared to ALSTTL Logic

• DC Operating Voltage Range . . . . . . . . . . . . . . . . . . . . 4.5V to 5.5V

• Input Logic Levels

- VIL = 30% of VCC Max

- VIH = 70% of VCC Min

• Input Current

≤

1µA at VOL, VOH

• Fast Propagation Delay . . . . . . . . . . . . . . . . 21ns (Max), 14ns (Typ)

16 PIN CERAMIC FLATPACK

MIL-STD-1835, DESIGNATOR CDFP4-F16,

LEAD FINISH C

TOP VIEW

CP1

GND

VCC

CP2

Description

The Intersil ACS112MS is a Radiation Hardened Dual J-K Flip-Flop with

Set and Reset. The output change states on the negative transition of

the clock (CP1N or CP2N).

The ACS112MS utilizes advanced CMOS/SOS technology to achieve

high-speed operation. This device is a member of the radiation hard-

ened, high-speed, CMOS/SOS Logic Family.

The ACS112MS is supplied in a 16 lead Ceramic Flatpack (K sufﬁx) or a

Ceramic Dual-In-Line Package (D sufﬁx).

Ordering Information

PART NUMBER

5962F9670401VEC

5962F9670401VXC

ACS112D/Sample

ACS112K/Sample

ACS112HMSR

TEMPERATURE RANGE

-55

C to +125

-55

C to +125

SCREENING LEVEL

MIL-PRF-38535 Class V

Sample

Die

PACKAGE

16 Lead SBDIP

16 Lead Ceramic Flatpack

16 Lead SBDIP

16 Lead Ceramic Flatpack

Die

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

http://www.intersil.com or 407-727-9207

Intersil Corporation 1999

Spec Number

File Number

518816

3571.1

5962F9670401VEC Related Products

	5962F9670401VEC	5962F9670401VXC	ACS112D	ACS112HMSR	ACS112K	ACS112MS
Description	AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CERAMIC, DIP-16	AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16	AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16	AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, UUC16	AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16	AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16

Recommended Resources

Constant current source circuit composed of MIC29152 and dual operational amplifiers

Position loop amplifier circuit (WT)

Equivalent circuit when output circuit resonates

Touch switch circuit using positive triggering method

Refrigerator protector circuit manufactured using four operational amplifiers LM324

Universal mobile phone charging road map

TI C54xx DSP 10-Day Quick Course: Experiment 6 DMA Experiment Experiment Purpose: Learn the principle and usage of DMA Experiment Content: Use DMA method to receive data from McBSP interface voice chip DMA is direct memory access, whi...; glorey Embedded System

電容降壓設計公式: 詳細見圖:...; dreamerjun Embedded System

Network adb debugging settings for Android devices: 1. There are two types of adb debugging modes for Android: 1. Use a USB cable; 2. Use the network. 2. Use the network adb mode: The Android device and the computer must be in the same local area netwo...; wq2005 Linux and Android

In the 2440 bootloader, what is MBR?: 请教，bootloader中有这么一个函数： [code]// lqm: 1G08:dwStartSector = 7 * 64 (boot:7个block) HANDLE BP_OpenPartition(DWORD dwStartSector, DWORD dwNumSectors, DWORD dwPartType, BOOL fActive, DWORD dwCreationFlags) ...; fengyeshu Embedded System

AD9 opens *.sch file with no content: I am a novice, and I would like to ask for help from the experts. When I use Altium Designer summer 09 to directly open the schematic provided by TI, it can be opened, but there is no content. Why is ...; newofcortexm3 PCB Design

ZedBoard Learning Notes (VIII) A Bigger Goal! Developing Graphical User Interfaces in Linux: [align=left][font=Tahoma,]To make a GUI under Linux, a relatively simple method is to use QT. QT has been used for cross-platform application development. It used to belong to Nokia, but now it has be...; CMika FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components