A32100XL-FPLB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > A32100XL-FPLB

Preview

A32100XL-FPLB: DescriptionIntegrator Series FPGAs: 1200XL and 3200DX Families; File Size604KB，84 Pages; ManufacturerActel; Websitehttp://www.actel.com/

Download Datasheet View All

A32100XL-FPLB Overview

Integrator Series FPGAs: 1200XL and 3200DX Families

Preview

Download Datasheet

View All

Discontinued – v3.0

v3.0

Integrator Series FPGAs:

1200XL and 3200DX Families

F ea t u re s

H ig h C a p ac it y

G e n e ra l D es c ri p t i o n

•

2,500 to 30,000 Logic Gates

Up to 3Kbits Configurable Dual-Port SRAM

Fast Wide-Decode Circuitry

Up to 250 User-Programmable I/O Pins

225 MHz Performance

5 ns Dual-Port SRAM Access

100 MHz FIFOs

7.5 ns 35-Bit Address Decode

H ig h P e r f o r m a nc e

Actel’s Integrator Series FPGAs are the first programmable

logic devices optimized for high-speed system logic

integration. Based on Actel’s proprietary antifuse

technology and 0.6-micron double metal CMOS process,

Integrator Series devices offer a fine-grained, register-rich

architecture with embedded dual-port SRAM and

wide-decode circuitry.

Integrator Series’ 3200DX and 1200XL families were

designed to integrate system logic which is typically

implemented in multiple CPLDs, PALs, and FPGAs. These

devices provide the features and performance required for

today’s complex, high-speed digital logic systems. The

3200DX family offers fast dual-port SRAM for implementing

FIFOs, LIFOs, and temporary data storage. The large

number of storage elements can efficiently address

applications requiring wide datapath manipulation and

transformation functions such as telecommunications,

networking, and DSP.

E a s e - of -I n t e g r a t i o n

• Synthesis-Friendly Architecture Supports ASIC Design

Methodologies.

• 95–100% Device Utilization using Automatic

Place-and-Route Tools.

• Deterministic, User-Controllable Timing Via Timing

Driven Software Tools with Up To 100% Pin Fixing.

• IEEE Standard 1149.1 (JTAG) Boundary Scan Testing.

In t eg r a to r S e ri e s P ro d u ct P r of i l e F a m i l y

1200XL

Device

A1225XL

2,500

N/A

231

220

N/A

231

A1240XL

4,000

N/A

348

336

N/A

348

104

A1280XL

8,000

N/A

624

608

N/A

624

140

3200DX

A3265DX

6,500

N/A

510

475

N/A

510

126

PL84

PQ100

PQ160

TQ176

A32100DX

10,000

2,048

700

662

700

152

Yes

PL84

PQ160

PQ208

TQ176

CQ84

A32140DX

14,000

N/A

954

912

N/A

954

176

Yes

PL84

PQ160

PQ208

TQ176

CQ256

A32200DX

20,000

2,560

1,230

1,184

1,230

202

Yes

PQ208

RQ208

RQ240

CQ208

CQ256

A32300DX

30,000

3,072

1,888

1,833

1,888

250

Yes

RQ208

RQ240

CQ256

Capacity

Logic Gates

SRAM Bits

Sequential

Combinatorial

Decode

Logic Modules

SRAM Modules

(64x4 or 32x8)

Dedicated Flip-Flops

Clocks

User I/O

(Maximum)

JTAG

Packages

PL84

PQ100

VQ100

PG100

PL84 PQ100

PQ144

TQ176

PG132

PL84

PQ160 PQ208

TQ176

PG176 CQ172

Note:

Logic gate capacity does not include SRAM bits as logic.

February 2001

Recommended Resources

Homemade multimedia active speaker 01

Rice cooker circuit diagram 12_Aide

1μs pulse circuit

Unijunction transistor switching circuit

845E computer motherboard circuit diagram_62

Computer motherboard circuit diagram 810 1_24

Participate in the HELPER2416 development board scholarship program: Reconstructed modbus slave: I have been a bit busy recently and have missed a lot of work. Modbus is a commonly used communication protocol in the field of industrial control, and freemodbus has added a lot of convenience to eng...; hongyancl Embedded System

[Solved] CRC check code conversion: [i=s] This post was last edited by 416202554 on 2015-5-30 23:14 [/i] MSP430FR5969 supports hardware CRC checksum, but the checksum uses the CRC CCITT standard, while the existing host computer uses th...; 416202554 Microcontroller MCU

Problems with multiple clocks in one module: If a module has multiple clock input signals, is this design reasonable? What problems will arise? How to deal with it?...; eeleader FPGA/CPLD

Control Siemens mobile phone problem ~: Can all Siemens phones be controlled by AT commands as long as they have a data cable? If not, can you recommend a few cheap models like C60 and C62? I've downloaded all the stuff......; zaq1 Embedded System

Internal RC and FLASH PROGRAM MEMORY question: Hi everyone, I just got started with pic microcontrollers and now I have two questions to ask you. Please give me some advice. I am using pic 16f877a microcontroller. Question 1: The datesheet says th...; king3306 Microchip MCU

Once again, long time no see: Haha, when I came last time, I was still working as an educated youth in that school. Now I am planning my own company. I feel so emotional. I hope this forum will get better and better. By the way, w...; icfb Talking about work

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components