EEWORLDEEWORLDEEWORLD

Part Number

Search

74LS174

Description
LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
Categorysemiconductor    logic   
File Size65KB,7 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric Compare View All

74LS174 Overview

LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16

74LS174 Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals16
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage5.25 V
Minimum supply/operating voltage4.75 V
Rated supply voltage5 V
Processing package description0.300 INCH, PLASTIC, MS-001, DIP-16
stateACTIVE
CraftsmanshipTTL
packaging shapeRECTANGULAR
Package SizeIN-LINE
Terminal formTHROUGH-HOLE
Terminal spacing2.54 mm
terminal coatingTIN LEAD
Terminal locationDUAL
Packaging MaterialsPLASTIC/EPOXY
Temperature levelCOMMERCIAL
seriesLS
Logic IC typeD FLIP-FLOP
Number of digits4
Output polarityCOMPLEMENTARY
propagation delay TPD36 ns
Trigger typePOSITIVE EDGE
Max-Min frequency30 MHz
DM74LS174 • DM74LS175 Hex/Quad D-Type Flip-Flops with Clear
August 1992
Revised April 2000
DM74LS174 • DM74LS175
Hex/Quad D-Type Flip-Flops with Clear
General Description
These positive-edge-triggered flip-flops utilize TTL circuitry
to implement D-type flip-flop logic. All have a direct clear
input, and the quad (175) versions feature complementary
outputs from each flip-flop.
Information at the D inputs meeting the setup time require-
ments is transferred to the Q outputs on the positive-going
edge of the clock pulse. Clock triggering occurs at a partic-
ular voltage level and is not directly related to the transition
time of the positive-going pulse. When the clock input is at
either the HIGH or LOW level, the D input signal has no
effect at the output.
Features
s
DM74LS174 contains six flip-flops with single-rail
outputs
s
DM74LS175 contains four flip-flops with double-rail
outputs
s
Buffered clock and direct clear inputs
s
Individual data input to each flip-flop
s
Applications include:
Buffer/storage registers
Shift registers
Pattern generators
s
Typical clock frequency 40 MHz
s
Typical power dissipation per flip-flop 14 mW
Ordering Code:
Order Number
DM74LS174M
DM74LS174SJ
DM74LS174N
DM74LS175M
DM74LS175SJ
DM74LS175N
Package Number
M16A
M16D
N16E
M16A
M16D
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagrams
DM74LS174
DM74LS175
© 2000 Fairchild Semiconductor Corporation
DS006404
www.fairchildsemi.com

74LS174 Related Products

74LS174 DM74LS175 74LS175 DM74LS174M DM74LS174 DM74LS175M DM74LS175N DM74LS174N DM74LS174SJ DM74LS175SJ
Description LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
Number of functions 1 1 1 6 1 1 - 6 6 1
Number of terminals 16 16 16 16 16 16 - 16 16 16
Maximum operating temperature 70 Cel 70 Cel 70 Cel 70 °C 70 Cel 70 °C - 70 °C 70 °C 70 °C
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE GULL WING THROUGH-HOLE GULL WING - THROUGH-HOLE GULL WING GULL WING
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL - DUAL DUAL DUAL
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL - COMMERCIAL COMMERCIAL COMMERCIAL
series LS LS LS LS LS LS - LS LS LS
Number of digits 4 4 4 1 4 4 - 1 1 4
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY TRUE COMPLEMENTARY COMPLEMENTARY - TRUE TRUE COMPLEMENTARY
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE - POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
Is it Rohs certified? - - - incompatible - incompatible incompatible incompatible incompatible incompatible
Parts packaging code - - - SOIC - SOIC DIP DIP SOIC SOIC
package instruction - - - SOP, SOP16,.25 - SOP, SOP16,.25 DIP, DIP16,.3 DIP, DIP16,.3 SOP, SOP16,.3 SOP, SOP16,.3
Contacts - - - 16 - 16 16 16 16 16
Reach Compliance Code - - - unknown - unknow unknown unknow unknow unknow
IC Design Methodology Flow
IC Design Methodology Flow...
阿中 Analog electronics
I downloaded it, but I don't know how to use it
It can be downloaded. But it was hijacked by 360 and was destroyed, saying it had a Trojan virus. Later I found and restored the compressed file. There is no installation method. I fumbled to find the...
高高 MCU
Negative feedback op amp input and output problems
I would like to ask you, teachers, my amplifier circuit, no matter the input is floating or grounded, the output voltage is about -11V. When the input is grounded, the voltage between the in-phase and...
萤火 Analog electronics
About three-phase four-wire
I encountered such a thing today: A three-phase four-wire instrument was connected to three phase wires and one ground wire when it was connected to the line, and the instrument did not work. Later, t...
lzcqust Power technology
IAR 430 debug live watch cannot be selected
IAR 430 debug live watch cannot be selected. The emulator uses fet430uif and jtag. Does anyone know why?...
Tinaqwe Microcontroller MCU
Causes and solutions for MEMORY MISMATCH errors during MDK debugging
[font=宋体]1. [/font][font=宋体]Problem[/font] [font=宋体]When debugging with RealView MDK + ULink emulator, a Memory Mismatch error may appear in some cases. However, this error does not occur often. Somet...
jiladei Embedded System

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2173  2371  1165  2270  798  44  48  24  46  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号