TSC87C52-L16IFD datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> TSC87C52-L16IFD

TSC87C52-L16IFD: DescriptionMicrocontroller, 8-Bit, OTPROM, 16MHz, CMOS, PQFP44, TQFP-44; CategoryThe embedded processor and controller Microcontrollers and processors; File Size181KB，24 Pages; ManufacturerTEMIC; Websitehttp://www.temic.de/

Download Datasheet Parametric View All

TSC87C52-L16IFD Overview

Microcontroller, 8-Bit, OTPROM, 16MHz, CMOS, PQFP44, TQFP-44

TSC87C52-L16IFD Parametric

Parameter Name	Attribute value
package instruction	TQFP-44
Reach Compliance Code	unknown
Has ADC	NO
Address bus width	16
bit size	8
maximum clock frequency	16 MHz
DAC channel	NO
DMA channel	NO
External data bus width	8
JESD-30 code	S-PQFP-G44
Number of I/O lines	32
Number of terminals	44
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
PWM channel	NO
Package body material	PLASTIC/EPOXY
Package shape	SQUARE
Package form	FLATPACK
Certification status	Not Qualified
ROM programmability	OTPROM
speed	16 MHz
Maximum supply voltage	5.5 V
Minimum supply voltage	2.7 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal location	QUAD
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER
Base Number Matches	1

Preview

Download Datasheet

View All

TSC87C52

CMOS 0 to 33 MHz Programmable 8–bit Microcontroller

Description

TEMIC’s TSC87C52 is high performance CMOS

EPROM version of the 80C52 CMOS single chip 8 bit

microcontroller.

The fully static design of the TSC87C52 allows to

reduce system power consumption by bringing the clock

frequency down to any value, even DC, without loss of

data.

The TSC87C52 retains all the features of the 80C52 with

some enhancement: 8 K bytes of internal code memory

(EPROM); 256 bytes of internal data memory (RAM);

32 I/O lines; three 16 bit timers one with count–down

and clock–out capability; a 6-source, 2-level interrupt

structure; a full duplex serial port with framing error

detection; a power off flag; and an on-chip oscillator.

The TSC87C52 has 2 software-selectable modes of

reduced activity for further reduction in power

consumption. In the idle mode the CPU is frozen while

the RAM, the timers, the serial port and the interrupt

system continue to function. In the power down mode

the RAM is saved and all other functions are inoperative.

The TSC87C52 is manufactured using non volatile

SCMOS process which allows it to run up to:

33 MHz with VCC = 5 V

10%.

16 MHz with 2.7 V < VCC < 5.5 V.

Features

8 Kbytes of EPROM

Improved Quick Pulse programming algorithm

Secret ROM by encryption

0.8µ SCMOS non volatile process

ONCE Mode

Enhanced Hooks system for emulation purpose

Available temperature ranges:

commercial

industrial

automotive

PDIP40 (OTP)

PLCC44 (OTP)

VQFP44 (OTP)

CQPJ44 (UV erasable)

CERDIP40 (UV erasable)

CQPJ44 (OTP)

CDIL40 (OTP)

256 bytes of RAM

64 Kbytes program memory space

64 Kbytes data memory space

32 programmable I/O lines

Three 16 bit timer/counters including enhanced

timer 2

Programmable serial port with framing error

detection

Power control modes

Two–level interrupt priority

Fully static design

Available packages:

Rev. D – December 14, 1998

TSC87C52

Pin Description

VSS

Circuit ground potential.

VSS1

Secondary ground (not on DIP). Provided to reduce ground bounce and improve power supply by–passing.

Note: This pin is not a substitute for the VSS pin. Connection is not necessary for proper operation.

VCC

Supply voltage during normal, Idle, and Power Down operation.

Port 0

Port 0 is an 8 bit open drain bi-directional I/O port. Port 0 pins that have 1’s written to them float, and in that state can

be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory.

In this application it uses strong internal pullups when emitting 1’s.

Port 0 can sink eight LS TTL inputs.

Port 0 is used as data bus during EPROM programming and program verification.

Port 1

Port 1 is an 8 bit bi-directional I/O port with internal pullups. Port 1 pins that have 1’s written to them are pulled high

by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled

low will source current (IIL, in the DC parameters section) because of the internal pullups.

Port 1 can sink/ source three LS TTL inputs. It can drive CMOS inputs without external pullups.

Port1 also serves the functions of the following special features of the TSC87C52 as listed below:

Port Pin

P1.0

P1.1

Alternate Function

T2 (External Count input to Timer/Counter 2), Clock–Out

T2EX (Timer/Counter 2 Capture/Reload Trigger and direction Control)

Port 1 receives the low–order address byte during EPROM programming and program verification.

Port 2

Port 2 is an 8 bit bi-directional I/O port with internal pullups. Port 2 pins that have 1’s written to them are pulled high

by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally being pulled

low will source current (IIL, in the DC parameters section) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external

Data Memory that use 16 bit addresses (MOVX @DPTR). In this application, it uses strong internal pullups when

emitting 1’s. During accesses to external Data Memory that use 8 bit addresses (MOVX @Ri), Port 2 emits the contents

of the P2 Special Function Register.

Port 2 can sink/source three LS TTL inputs. It can drive CMOS inputs without external pullups.

Some Port 2 pins receive the high–order address bits and control signals during EPROM programming and program

verification.

Port 3

Port 3 is an 8 bit bi-directional I/O port with internal pullups. Port 3 pins that have 1’s written to them are pulled high

by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled

low will source current (IIL, in the DC parameters section) because of the pullups.

Rev. D – December 14, 1998

TSC87C52

Port 3 also serves the functions of various special features of the TEMIC’s C51 Family, as listed below:

Port Pin

P3.0

P3.1

P3.2

P3.3

P3.4

P3.5

P3.6

P3.7

Alternate Function

RxD (serial input port)

TxD (serial output port)

INT0 (external interrupt 0)

INT1 (external interrupt 1)

T0 (Timer 0 external input)

T1 (Timer 1 external input)

WR (external Data Memory write strobe)

RD (external Data Memory read strobe)

Port 3 can sink/source three LS TTL inputs. It can drive CMOS inputs without external pullups.

Some Port 3 pins receive control signals during EPROM programming and program verification.

RST

A high level on this pin for two machine cycles while the oscillator is running resets the device. An internal pull-down

resistor permits Power-On reset using only a capacitor connected to V

. The port pins will be driven to their reset

condition when a minimum VIH1 voltage is applied whether the oscillator is started or not (asynchronous reset).

ALE/PROG

Address Latch Enable output for latching the low byte of the address during accesses to external memory. ALE is

activated as though for this purpose at a constant rate of 1/6 the oscillator frequency except during an external data

memory access at which time one ALE pulse is skipped.

ALE can sink/source 8 LS TTL inputs. It can drive CMOS inputs without external pullup.

If desired, to reduce EMI, ALE operation can be disabled by setting bit 0 of SFR location 8Eh (MSCON). With this

bit set, the pin is weakly pulled high. However, ALE remains active during MOVX, MOVC instructions and external

fetches. Setting the ALE disable bit has no effect if the microcontroller is in external execution mode (EA=0).

Throughout the remainder of this datasheet, ALE will refer to the signal coming out of the ALE/PROG pin, and the

pin will be referred to as the ALE/PROG pin.

PSEN

Program Store Enable output is the read strobe to external Program Memory. PSEN is activated twice each machine

cycle during fetches from external Program Memory. (However, when executing out of external Program Memory, two

activations of PSEN are skipped during each access to external Data Memory). PSEN is not activated during fetches

from internal Program Memory. PSEN can sink/source 8 LS TTL inputs. It can drive CMOS inputs without an external

pullup.

EA/VPP

External Access enable. EA must be strapped to VSS in order to enable the device to fetch code from external Program

Memory locations 0000h to FFFFh. Note however, that if any of the Security bits are programmed, EA will be internally

latched on reset.

EA should be strapped to VCC for internal program execution.

This pin also receives the programming supply voltage (VPP) during EPROM programming.

XTAL1

Input to the inverting amplifier that forms the oscillator. Receives the external oscillator signal when an external

oscillator is used.

XTAL2

Output from the inverting amplifier that forms the oscillator. This pin should be floated when an external oscillator

is used.

Rev. D – December 14, 1998

Recommended Resources

Timer circuit for blasting

Energy saving lamp circuit

Warm current power supply circuit b

Closed-loop speed control with single power supply

Simple mobile flash circuit

Computer motherboard circuit diagram 810 1_21

LaunchPad attempts to drive 1602 LCD (the phenomenon is there, but there are many problems!!!): Today I tried to use LaunchPad to drive 1602 LCD. For the sake of safety and proficiency, I first wrote a program on 51 and ran it successfully, and then switched to LaunchPad. I wrote one statement a...; 千里千寻 Microcontroller MCU

Analog signal product selection: Analog signal product selection...; MichaelYonng Electronics Design Contest

Compilation error: [color=#444444][font=Tahoma,]I use STM8S207C8T6 to write programs, including #include[/font][/color] [color=#444444][font=Tahoma,]Compile error. [/font][/color] [color=#444444][font=Tahoma,]Can any ex...; chenbingjy stm32/stm8

Virtual machine cannot access Google: The virtual machine cannot access Google, but can ping Baidu, and the host can also access Google. Please give me some advice, thank you....; gurou1 Linux and Android

EEWORLD University Hall----Live playback: Deeply explore the new generation of CapTIvate? touch technology with integrated host controller functions: Live playback: Deeply explore the new generation of CapTIvate? touch technology with integrated host controller functions : https://training.eeworld.com.cn/course/5332...; hi5 Integrated technical exchanges

Is there any SMD optocoupler that can replace PC817?: Is there any SMD optocoupler that can replace PC817?...; dc0556 Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components