EEWORLDEEWORLDEEWORLD

Part Number

Search

74VHCT573ASJX

Description
AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20
Categorylogic    logic   
File Size105KB,8 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Environmental Compliance
Download Datasheet Parametric Compare View All

74VHCT573ASJX Online Shopping

Suppliers Part Number Price MOQ In stock  
74VHCT573ASJX - - View Buy Now

74VHCT573ASJX Overview

AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20

74VHCT573ASJX Parametric

Parameter NameAttribute value
Brand NameFairchild Semiconduc
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeSOP
package instructionSOP, SOP20,.3
Contacts20
Manufacturer packaging code20LD,SOP,EIAJ TYPE II, 5.3MM WIDE
Reach Compliance Codecompli
ECCN codeEAR99
Other featuresBROADSIDE VERSION OF 373
seriesAHCT/VHCT
JESD-30 codeR-PDSO-G20
JESD-609 codee3
length12.6 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeBUS DRIVER
MaximumI(ol)0.008 A
Humidity sensitivity level1
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP20,.3
Package shapeRECTANGULAR
Package formSMALL OUTLINE
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
power supply5 V
Prop。Delay @ Nom-Su10.5 ns
propagation delay (tpd)14.5 ns
Certification statusNot Qualified
Maximum seat height2.1 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width5.3 mm
Base Number Matches1
74VHCT573A Octal D-Type Latch with 3-STATE Outputs
January 1998
Revised April 2005
74VHCT573A
Octal D-Type Latch with 3-STATE Outputs
General Description
The VHCT573A is an advanced high speed CMOS octal
latch with 3-STATE output fabricated with silicon gate
CMOS technology. It achieves the high speed operation
similar to equivalent Bipolar Schottky TTL while maintain-
ing the CMOS low power dissipation. This 8-bit D-type
latch is controlled by a Latch Enable input (LE) and an Out-
put Enable input (OE). When the OE input is HIGH, the
eight outputs are in a high impedance state.
Protection circuits ensure that 0V to 7V can be applied to
the input and output (Note 1) pins without regard to the
supply voltage. This device can be used to interface 3V to
5V systems and two supply systems such as battery back
up. This circuit prevents device destruction due to mis-
matched supply and input voltages.
Note 1:
Outputs in OFF-State.
Features
s
High speed: t
PD
7.7 ns (typ) at T
A
2.0V, V
IL
25
q
C
0.8V
s
High Noise Immunity: V
IH
s
Power Down Protection is provided on all inputs and
outputs
s
Low Noise: V
OLP
1.6V (max)
25
q
C
s
Low Power Dissipation:
I
CC
4
P
A (max) @ T
A
s
Pin and function compatible with 74HCT573
Ordering Code:
Order Number
74VHCT573AM
74VHCT573ASJ
74VHCT573AMTC
74VHCT573AN
Package Number
M20B
M20D
MTC20
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Logic Symbol
IEEE/IEC
Connection Diagram
© 2005 Fairchild Semiconductor Corporation
DS500028
www.fairchildsemi.com

74VHCT573ASJX Related Products

74VHCT573ASJX 74VHCT573 74VHCT573A 74VHCT573AM 74VHCT573AMTC 74VHCT573AMX 74VHCT573ANX
Description AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20
series AHCT/VHCT AHCT/VHCT AHCT/VHCT AHCT/VHCT AHCT/VHCT AHCT/VHCT AHCT/VHCT
Number of digits 8 8 8 8 8 8 8
Number of functions 1 1 1 1 1 1 1
Number of ports 2 2 2 2 2 2 2
Number of terminals 20 20 20 20 20 20 20
Maximum operating temperature 85 °C 85 Cel 85 Cel 85 °C 85 °C 85 °C 85 Cel
Minimum operating temperature -40 °C -40 Cel -40 Cel -40 °C -40 °C -40 °C -40 Cel
Output characteristics 3-STATE 3-ST 3-ST 3-STATE 3-STATE 3-STATE 3-ST
Output polarity TRUE TRUE TRUE TRUE TRUE TRUE TRUE
surface mount YES Yes Yes YES YES YES Yes
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal location DUAL pair pair DUAL DUAL DUAL pair
Brand Name Fairchild Semiconduc - - Fairchild Semiconduc Fairchild Semiconduc Fairchild Semiconduc -
Is it lead-free? Lead free - - Lead free Lead free Lead free -
Is it Rohs certified? conform to - - conform to conform to conform to -
Parts packaging code SOP - - SOIC TSSOP SOIC -
package instruction SOP, SOP20,.3 - - SOP, SOP20,.4 TSSOP, TSSOP20,.25 SOP, SOP20,.4 -
Contacts 20 - - 20 20 20 -
Manufacturer packaging code 20LD,SOP,EIAJ TYPE II, 5.3MM WIDE - - 20LD, SOIC, JEDEC MS013, .300\", WIDE BODY 20LD, TSSOP, JEDEC MO-153, 4.4MM WIDE 20LD, SOIC, JEDEC MS013, .300\", WIDE BODY -
Reach Compliance Code compli - - compli compli compli -
ECCN code EAR99 - - EAR99 EAR99 EAR99 -
Other features BROADSIDE VERSION OF 373 - - BROADSIDE VERSION OF 373 BROADSIDE VERSION OF 373 BROADSIDE VERSION OF 373 -
JESD-30 code R-PDSO-G20 - - R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 -
JESD-609 code e3 - - e3 e4 e3 -
length 12.6 mm - - 12.8015 mm 6.5 mm 12.8015 mm -
Load capacitance (CL) 50 pF - - 50 pF 50 pF 50 pF -
Logic integrated circuit type BUS DRIVER - - BUS DRIVER BUS DRIVER BUS DRIVER -
MaximumI(ol) 0.008 A - - 0.008 A 0.008 A 0.008 A -
Humidity sensitivity level 1 - - 1 1 1 -
Package body material PLASTIC/EPOXY - - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code SOP - - SOP TSSOP SOP -
Encapsulate equivalent code SOP20,.3 - - SOP20,.4 TSSOP20,.25 SOP20,.4 -
Package shape RECTANGULAR - - RECTANGULAR RECTANGULAR RECTANGULAR -
Package form SMALL OUTLINE - - SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE -
method of packing TAPE AND REEL - - RAIL RAIL TAPE AND REEL -
Peak Reflow Temperature (Celsius) 260 - - 260 NOT SPECIFIED 260 -
power supply 5 V - - 5 V 5 V 5 V -
Prop。Delay @ Nom-Su 10.5 ns - - 10.5 ns 10.5 ns 10.5 ns -
propagation delay (tpd) 14.5 ns - - 14.5 ns 14.5 ns 14.5 ns -
Certification status Not Qualified - - Not Qualified Not Qualified Not Qualified -
Maximum seat height 2.1 mm - - 2.642 mm 1.2 mm 2.642 mm -
Maximum supply voltage (Vsup) 5.5 V - - 5.5 V 5.5 V 5.5 V -
Minimum supply voltage (Vsup) 4.5 V - - 4.5 V 4.5 V 4.5 V -
Nominal supply voltage (Vsup) 5 V - - 5 V 5 V 5 V -
technology CMOS - - CMOS CMOS CMOS -
Terminal surface Matte Tin (Sn) - - Matte Tin (Sn) Nickel/Palladium/Gold (Ni/Pd/Au) Matte Tin (Sn) -
Terminal pitch 1.27 mm - - 1.27 mm 0.65 mm 1.27 mm -
Maximum time at peak reflow temperature NOT SPECIFIED - - 30 NOT SPECIFIED NOT SPECIFIED -
width 5.3 mm - - 7.493 mm 4.4 mm 7.493 mm -
Base Number Matches 1 - - 1 1 1 -
How to phase lock the spwm wave? ? ,,.
I am currently learning dsp and generating spwm waves. I can only change the frequency of the spwm wave by changing the PRD. Now I want to make the spwm frequency, amplitude, and phase automatically a...
huangyiqian1000 DSP and ARM Processors
The development of China's Internet of Things industry must be able to endure loneliness and avoid being overly optimistic and putting all one gamble on one throw.
[align=center][color=rgb(51, 51, 51)][font=黑体][size=20px][b]The development of China's Internet of Things industry must be able to endure loneliness and avoid being overly optimistic and throwing ever...
爱心 Industrial Control Electronics
TI Wireless Connectivity Technology Selection Guide
Selecting the right wireless connectivity technology is a critical design decision from the outset. This determines the protocol interoperability, distance, robustness, and use cases of the applicatio...
Jacktang Wireless Connectivity
What components are needed for a digital frequency meter based on FPGA?
As the title says, thank you!!!...
骑猪上月球 FPGA/CPLD
About the problem of receiving and sending STM serial port at high baud rate
The problem that I have been working on for a long time is finally solved. It really took a long time. . . First of all, I would like to thank sister soso, huo_hu, and chunyang for their help. I reall...
小小小小菜鸟 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 830  1839  939  2018  909  17  38  19  41  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号