APL5505/6/7
500mA Regulator + Reset IC
Features
•
•
•
Low Quiescent Current : 120uA (No load)
Low Dropout Voltage : 300mV (V
OUT
=3.3V@
500mA)
Fixed Output Voltage : 1.3V,1.4V,1.5V,1.6V,
1.7V,1.8V,1.9V, 2.0V,2.1V,2.2V,2.3V,2.4V,
2.5V,2.6V,2.7V, 2.8V,2.9V,3.0V,3.1V,3.2V,
3.3V,3.4V.
Stable with 4.7uF Output Capacitor
Stable with Aluminum , Tantalum or Ceramic
Capacitors .
Reverse Current Protection
No Protection Diodes Needed
Built in Thermal Protection
Built in Current Limit Protection
Controlled Short Circuit Current : 50mA
Fast transient Response
Short Setting Time
SOP-8,TSSOP-8 and MSOP-8 Packages.
Adjustment-free Reset Detection Voltage :
3.9V or 4.2V typ.
Easy to Set Delay Time from Voltage
Detection to Reset Release.
Reset and Reset output
General Description
The APL5505/6/7 is micropower, low noise , low drop-
out regulators with a reset function (regulator input
(APL5505) or specific voltage(APL5506/7) monitoring),
and internal delay circuit, set to detect 3.9V or 4.2V.
Operate from 3V to 6V input voltage and deliver up to
500mA. Typical output noise is just 180uV
RMS
with an
external 0.01uF bypass capacitor connected in BP
pin and the typical dropout voltage is only 300mV at
500mA loading. Design with an internal P-channel
MOSFET pass transistor, the APL5505/6/7 maintains
a low supply current, independent of the load current
and dropout voltage. Other features include reverse
current protection, thermal-shutdown protection, cur-
rent limit protection to ensure specified output current
and controlled short-circuit current. The APL5505/6/
7 regulators come in miniature SOP-8, TSSOP-8 and
MSOP-8 packages.
•
•
•
•
•
•
•
•
•
•
•
•
•
Pin Configuration
SOP-8 Top View
RESET
RESET
CONT
V
IN
1
2
3
4
8
7
6
5
Cd
SOP-8 Top View
V
D ET
1
2
3
4
8
7
6
5
Cd
G ND
B ypass
V
OUT
G ND RESET
B ypass C O N T
V
OUT
V
IN
Applications
•
CD-ROM drive.
APL5505
SOP-8 Top View
V
D ET
RESET
CONT
V
IN
1
2
3
4
8
7
6
5
Cd
G ND
B ypass
V
OUT
APL5506
APL5507
ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise
customers to obtain the latest version of relevant information to verify before placing orders.
Copyright
ANPEC Electronics Corp.
Rev. A.4 - Sep., 2002
1
www.anpec.com.tw
APL5505/6/7
Ordering and Marking Information
A P L 5 5 0 5 /6 /7 -
L e a d F re e C o d e
H a n d lin g C o d e
Tem p. R ange
P ackage C ode
V o lta g e C o d e
D e te c tio n V o lta g e
P ackage C ode
K : S O P -8
O : T S S O P -8
X : M S O P -8
Tem p. R ange
C : 0 to 7 0
°
C
I : -4 0 to 8 5
°
C
H a n d lin g C o d e
TR : Tape & R eel
V o lta g e C o d e :
1 3 : 1 .3 V ~ 3 4 : 3 .4 V
D e te c tio n V o lta g e :
A : 3 .9 V
B : 4 .2 V
L e a d F re e C o d e
L : L e a d F re e D e v ic e
B la n k : O rig in a l D e v ic e
X
- D e te c tio n V o lta g e
X X X X X - D a te C o d e , 1 3 - 1 .3 V
A P L 5 5 0 5 /6 /7 :
A P L 5 5 0 5 /6 /7 X
XXXXX13
Pin Description
No.
1
2
3
4
5
6
7
8
PIN
Name
RESET(5505)
V
DET
(5506/7)
RESET(5507)
RESET(5506)
CONT
V
IN
V
OUT
Bypass
GND
Cd
I/O
O
I
O
I
O
O
Description
Input voltage detection output pin , high = V
IN
<VS , low = V
IN
>VS
Input pin of voltage detection.
Input voltage detection output pin , high = V
IN
<VS , low = V
IN
>VS
Input voltage detection output pin , low = V
IN
<VS , high = V
IN
>VS
Output voltage on/off-control pin, low = off , high = on.
Voltage supply input pin.
Regulator output pin.
Bypass signal pin, connect a bypass capacitor to reduce output noise.
GND pin
Delay time capacitor pin, RESET pin output delay time can be set by
the capacitance connected to the Cd pin. tPLH = 160000*C, tPLH :
transmission delay time (s), C:capacitor value (F)
Absolute Maximum Ratings
Symbol
V
IN
, V
OUT
CONT
Vdet
R
TH,JA
P
D
T
J
Parameter
Input Voltage or Out Voltage
Shutdown Control Pin
RESET pin supply voltage
Thermal Resistance – Junction to Ambient
Power Dissipation
Operating Junction Temperature
Control Section
Power Transistor
T
STG
T
L
Storage Temperature Range
Lead Temperature (Soldering, 10 second)
2
Rating
6
6
6
210
Internally Limited
0 to 125
0 to 150
-65 to +150
260
Unit
V
V
V
°C/W
W
°C
°C
°C
www.anpec.com.tw
Copyright
ANPEC Electronics Corp.
Rev. A.4 - Sep., 2002
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
