CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
DC Electrical Specifications
V
CC
= 5V
±10%;
T
A
= -40
o
C to +85
o
C (HM-6516B-9, HM-6516-9)
LIMITS
SYMBOL
ICCSB
PARAMETER
Standby Supply Current
MIN
-
MAX
50
UNITS
µA
µA
mA
µA
µA
V
µA
µA
V
V
V
V
V
TEST CONDITIONS
IO = 0mA, VI = V
CC
or GND,
V
CC
= 5.5V, HM-6516B-9
IO = 0mA, VI = V
CC
or GND,
HM-6516-9
f = 1MHz, IO = 0mA, G = V
CC
, V
CC
=
5.5V, VI = V
CC
or GND
V
CC
= 2.0V, IO = 0mA, VI = V
CC
or
GND, E = V
CC
, HM-6516B-9
V
CC
= 2.0V, IO = 0mA, VI = V
CC
or
GND, E = V
CC
, HM-6516-9
-
100
ICCOP
Operating Supply Current (Note 1)
-
10
ICCDR
Data Retention Supply Current
-
25
-
50
VCCDR
II
IIOZ
V
IL
V
IH
VOL
VOH1
VOH2
Data Retention Supply Voltage
Input Leakage Current
Input/Output Leakage Current
Input Low Voltage
Input High Voltage
Output Low Voltage
Output High Voltage
Output High Voltage (Note 2)
T
A
= +25
o
C
PARAMETER
Input Capacitance (Note 2)
Input/Output Capacitance (Note 2)
2.0
-1.0
-1.0
-0.3
2.4
-
2.4
V
CC
-0.4
-
+1.0
+1.0
0.8
V
CC
+0.3
0.4
-
-
VI = V
CC
or GND, V
CC
= 5.5V
VIO = V
CC
or GND, V
CC
= 5.5V
V
CC
= 4.5V
V
CC
= 5.5V
IO = 3.2mA, V
CC
= 4.5V
IO = -1.0mA, V
CC
= 4.5V
IO = -100µA, V
CC
= 4.5V
Capacitance
SYMBOL
CI
CIO
NOTES:
MAX
8
10
UNITS
pF
pF
TEST CONDITIONS
f = 1MHz, All measurements are
referenced to device GND
1. Typical derating 5mA/MHz increase in ICCOP.
2. Tested at initial design and after major design changes.
6-3
HM-6516
AC Electrical Specifications
V
CC
= 5V
±10%;
T
A
= -40
o
C to +85
o
C (HM-6516B-9, HM-6516-9)
LIMITS
HM-6516B-9
SYMBOL
(1)
TELQV
(2)
TAVQV
(3)
TELQX
(4)
TWLQZ
(5)
TEHQZ
(6)
TGLQV
(7)
TGLQX
(8)
TGHQZ
(9)
TELEH
(10)
TEHEL
(11)
TAVEL
(12)
TELAX
(13)
TWLWH
(14)
TWLEH
(15)
TELWH
(16)
TDVWH
(17)
TWHDX
(18)
TELEL
HM-6516-9
MIN
-
-
10
-
-
-
10
-
200
80
0
50
200
200
200
80
10
280
MAX
200
200
-
80
80
80
-
80
-
-
-
-
-
-
-
-
-
-
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
TEST
CONDITIONS
(Notes 1, 3)
(Notes 1, 3, 4)
(Notes 2, 3)
(Notes 2, 3)
(Notes 2, 3)
(Notes 1, 3)
(Notes 2, 3)
(Notes 2, 3)
(Notes 1, 3)
(Notes 1, 3)
(Notes 1, 3)
(Notes 1, 3)
(Notes 1, 3)
(Notes 1, 3)
(Notes 1, 3)
(Notes 1, 3)
(Notes 1, 3)
(Notes 1, 3)
PARAMETER
Chip Enable Access Time
Address Access Time
Chip Enable Output Enable Time
Write Enable Output Disable Time
Chip Enable Output Disable Time
Output Enable Output Valid Time
Output Enable Output Enable Time
Output Enable Output DisableTime
Chip Enable Pulse Negative Width
Chip Enable Pulse Positive Width
Address Setup Time
Address Hold Time
Write Enable Pulse Width
Write Enable Pulse Setup Time
Write Enable Pulse Hold Time
Data Setup Time
Data Hold Time
Read or Write Cycle Time
MIN
-
-
10
-
-
-
10
-
120
50
0
30
120
120
120
50
10
170
MAX
120
120
-
50
50
80
-
50
-
-
-
-
-
-
-
-
-
-
NOTES:
1. Input pulse levels: 0.8V to V
CC
- 2.0V; Input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; Output load:
1 TTL gate equivalent, C
L
= 50pF (min) - for C
L
greater than 50pF, access time is derated by 0.15ns per pF.
2. Tested at initial design and after major design changes.
3. V
CC
= 4.5V and 5.5V.
4. TAVQV = TELQV + TAVEL.
6-4
HM-6516
Timing Waveforms
(2)
TAVQV
(12)
TELAX
(11)
A
(10)
TEHEL
E
HIGH
W
(5)
TEHQZ
(1)
TELQV
(5)
TEHQZ
TAVEL
VALID ADD
(18)
TELEL
(11)
TAVEL
NEXT
ADD
(9)
TELEH
(10)
TEHEL
(3)
TELQX
DQ
(6)
TGLQV
G
(7)
TGLQX
TIME
REFERENCE
-1
0
1
VALID DATA OUT
TGHQZ
(8)
2
3
4
5
FIGURE 1. READ CYCLE
The address information is latched in the on-chip registers
on the falling edge of E (T = 0), minimum address setup and
hold time requirements must be met. After the required hold
time, the addresses may change state without affecting
device operation. During time (T = 1), the outputs become
enabled but data is not valid until time (T = 2), W must
remain high throughout the read cycle. After the data has
been read, E may return high (T = 3). This will force the out-
put buffers into a high impedance mode at time (T = 4). G is
used to disable the output buffers when in a logical “1” state
(T = -1, 0, 3, 4, 5). After (T = 4) time, the memory is ready for
If we want to program some microcontrollers such as AVR and STC that do not run operating systems, we first need to understand the configuration of their internal registers. For example, when doing se...
[i=s]This post was last edited by dql2016 on 2016-12-11 13:12[/i] [font=新宋体][size=3]We introduced the Embedded Wizard and its Demo demonstration earlier. The Embedded Wizard officially supports STM32F...
Now Alibaba Cloud, Baidu Cloud, and Qiniu are all developing big data cloud services. Has anyone done similar transplantation?
1. It is necessary to be able to upload the security hard disk recorder, ...
1. Project Overview
1.1 Introduction
Currently, most music files are saved in MP3 format, a lossy audio compression format that cannot perfectly reproduce the original music. With the exp...[Details]
A parallel inverter consists of two thyristors (T1 and T2), a capacitor, a center-tapped transformer, and an inductor. The thyristors provide a current path, while the inductor L maintains a consta...[Details]
To understand why car engines need gearboxes, we must first understand the characteristics of different types of engines. An engine refers to a machine that can convert a form of energy into kineti...[Details]
In recent years, many people have switched to new energy vehicles, and this type of vehicle has indeed been highly sought after and is considered the future direction of automobile development, and...[Details]
On August 18th, Galaxis, a specialist in integrated intelligent intralogistics robotics, officially unveiled its next-generation, ultra-narrow aisle forklift mobile robot, the "VFR Ultra-Narrow Ser...[Details]
When discussing autonomous driving technology, there are often two extremes: on the one hand, there's the vision of "fully autonomous driving," while on the other, there's concern about potential s...[Details]
Electric vehicles are becoming increasingly popular, with increasingly longer ranges. There are two ways to charge electric vehicles: slow charging and fast charging. Which is the most suitable? Sl...[Details]
Keysight Technologies is combining its electromagnetic simulator with Synopsys' AI-driven RF design migration flow to create an integrated design flow for migrating from TSMC's N6RF+ process techno...[Details]
A half-bridge is an inverter topology for converting DC to AC. A typical half-bridge circuit consists of two controller switches, a three-wire DC power supply, two feedback diodes, and two capacito...[Details]
Plessey Semiconductors has been acquired by Haylo Labs, which was established in March last year with a $100 million, five-year loan from Chinese technology company Goertek.
Haylo Labs w...[Details]
A patent disclosed by Ford proposes replacing traditional segmented side curtain airbags with integrated full-width side curtain airbags that span the side of the vehicle and can be deployed simult...[Details]
Plug-in hybrid vehicles (PHEVs) utilize two powertrains. Their pure electric range is typically inferior to that of pure electric vehicles, often reaching less than half that. Currently, mainstream...[Details]
Consumer demand for premium listening experiences has driven rapid evolution in the wireless headphone market in recent years. Hybrid designs, which utilize two drivers per earbud to enhance sound ...[Details]
Introduction: In digital circuit calculations, there is no concept of decimal points. You know where the decimal is, but the circuit does not know where the decimal point is. Therefore, you need to...[Details]
Wearable technology is taking off, with applications evolving rapidly, from smartwatches to fitness trackers and even smart wigs! Bluetooth Smart is at the center of this revolution. This is the se...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
