ICS9148F-12T datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> ICS9148F-12T

ICS9148F-12T: DescriptionClock Generator, PDSO48; CategoryThe embedded processor and controller Microcontrollers and processors; File Size384KB，18 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

ICS9148F-12T Overview

Clock Generator, PDSO48

ICS9148F-12T Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	not_compliant
JESD-30 code	R-PDSO-G48
JESD-609 code	e0
Humidity sensitivity level	1
Number of terminals	48
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Encapsulate equivalent code	SSOP48,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
power supply	3.3 V
Certification status	Not Qualified
Maximum slew rate	100 mA
Nominal supply voltage	3.3 V
surface mount	YES
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL
Base Number Matches	1

Preview

Download Datasheet

View All

Integrated

Circuit

Systems, Inc.

ICS9148-12

Frequency Timing Generator for Pentium/Pro

or Transmeta

Efficeon

General Description

ICS9148-12

is a Clock Synthesizer chip for Pentium/Pro-

based Desktop/Notebook systems or Transmeta Efficeon

Mobile systems.

Features include four strong CPU, seven PCI and eight

SDRAM clocks. Two reference outputs are available

equal to the crystal frequency. Stronger drive CPUCLK

outputs typically provide greater than 1 V/ns slew rate into

20pF loads. This device meets rise and fall requirements

with 2 loads per CPU output (ie, one clock to CPU and NB

chipset, one clock to two L2 cache inputs).

PWR_DWN# pin allows low power mode by stopping

crystal OSC and PLL stages. For optional power

management, CPU_STOP# can stop CPU (0:3) clocks

and PCI_STOP# will stop PCICLK (0:5) clocks. CPU and

IOAPIC output buffer strength controlled by CPU 3.3_2.5#

pin to match VDDL voltage.

PCICLK outputs typically provide better than 1V/ns slew

rate into 30pF loads while maintaining 50±5% duty cycle.

The REF clock outputs typically provide better than 0.5V/

ns slew rates.

The

ICS9148-12

accepts a 14.318MHz reference crystal

or clock as its input and runs on a 3.3V core supply.

Features

•

CPU outputs are stronger drive for multiple loads

per pin (ie CPU and NB on one pin)

Generates system clocks for CPU, IOAPIC,

SDRAM, PCI, plus 14.314 MHz REF(0:1), USB,

Plus Super I/O

Supports single or dual processor systems

C serial configuration interface provides output

clock disabling and other functions

MODE input pin selects optional power

management input control pins

Two fixed outputs separately selectable as 24 or

48MHz

Separate 2.5V and 3.3V supply pins

2.5V or 3.3V outputs: CPU, IOAPIC

3.3V outputs: SDRAM, PCI, REF, 48/24 MHz

CPU 3.3_2.5# logic pin to adjust output strength

No power supply sequence requirements

Uses external 14.318MHz crystal

48 pin 300 mil SSOP and 240 mil TSSOP

Output enable register

for serial port control:

1 = enable

0 = disable

Pin Configuration

Block Diagram

48-Pin SSOP & TSSOP

Functionality

VDD (1:4) 3.3V±10%, VDDL1, 2 2.5±5% or 3.3±10% 0-70

Crystal (X1, X2) = 14.31818 MHz

SEL

0123I—07/18/05

CPUCLK, SDRAM

(MHz)

66.6

PCICLK

(MHz)

33.3

Transmeta and Efficeon are trademarks of Transmeta Corporation.

Pentium/Pro is a trademark of Intel Corporation.

ICS9148F-12T Related Products

	ICS9148F-12T	ICS9148G-12LF-T	ICS9148G-12-T	ICS9148F-12LF-T	ICS9148F-12-T	9148AG-12LFT
Description	Clock Generator, PDSO48	Clock Generator, PDSO48	Clock Generator, PDSO48	Clock Generator, PDSO48	Clock Generator, PDSO48	Clock Generator
Is it Rohs certified?	incompatible	conform to	incompatible	conform to	incompatible	conform to
Reach Compliance Code	not_compliant	unknown	not_compliant	unknown	unknown	compliant
JESD-609 code	e0	e3	e0	e3	e0	e3
Terminal surface	Tin/Lead (Sn85Pb15)	Matte Tin (Sn) - annealed	Tin/Lead (Sn85Pb15)	Matte Tin (Sn) - annealed	Tin/Lead (Sn/Pb)	Matte Tin (Sn) - annealed
JESD-30 code	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	-
Humidity sensitivity level	1	1	1	1	-	1
Number of terminals	48	48	48	48	48	-
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	-
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-
encapsulated code	SSOP	TSSOP	TSSOP	SSOP	SSOP	-
Encapsulate equivalent code	SSOP48,.4	TSSOP48,.3,20	TSSOP48,.3,20	SSOP48,.4	SSOP48,.4	-
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	-
Package form	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	-
power supply	3.3 V	3.3 V	2.5/3.3,3.3 V	3.3 V	3.3 V	-
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	-
Maximum slew rate	100 mA	100 mA	-	100 mA	100 mA	-
Nominal supply voltage	3.3 V	3.3 V	-	3.3 V	3.3 V	-
surface mount	YES	YES	YES	YES	YES	-
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	-
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	-
Terminal pitch	0.635 mm	0.5 mm	0.5 mm	0.635 mm	0.635 mm	-
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	-
Base Number Matches	1	1	1	1	1	-

Recommended Resources

SHM1150II integrated power amplifier

Adjustable regulated power supply circuit diagram with low output voltage

Thyristor rough processing line form circuit (1)

Constant current overcurrent protection circuit diagram

Boost flyback single-stage isolated PFC converter with active clamping and soft switching functions

Computer motherboard circuit diagram 810 3_18

Introduce the steps of using Archiver in DSP: Archiver can be used to separate and merge files in archive or library. These archives or libraries can be source file libraries or target file libraries. Archiver can create, add, delete, replace, ex...; fish001 DSP and ARM Processors

How did you fall in love with electronics?: Today, lopopo introduced a Taiwanese website in the forum, so I went in with curiosity and was immediately moved by his simple story. [font=宋体]When we were young, the first time we came into contact w...; bootloader Talking about work

The next DSP: No more microcontrollers: As the performance of digital signal processors (DSPs) continues to improve, system designers can implement all control functions without using a separate microcontroller. The result will be a signifi...; rain DSP and ARM Processors

How do you test the sensitivity of your mobile phone?: How to test the sensitivity with signaling? The accuracy of ordinary analog base station instruments as signal sources is not enough, and the signal source does not have signaling function, so how to ...; FPGA小牛 Test/Measurement

[Solved] Why can’t I change my profile picture?: [i=s]This post was last edited by wsmysyn on 2019-4-2 10:24[/i] The first post of this year is actually about a bug{:1_133:} I just changed my avatar, and it took five minutes to succeed. Then, after ...; wsmysyn Suggestions & Announcements

What is a torque sensor?: Torque sensors are divided into two categories: dynamic and static. They detect the torsional torque perception on various rotating or non-rotating mechanical parts. It has the advantages of high prec...; xuxuhuen Sensor

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components