530RB187M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530RB187M000DGR

530RB187M000DGR: DescriptionLVPECL Output Clock Oscillator, 187MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RB187M000DGR Overview

LVPECL Output Clock Oscillator, 187MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RB187M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	187 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Thyristor-slip motor regulator system block diagram

Single audio decoding circuit diagram

Convert a three-phase industrial sewing machine to a single-phase operating circuit

Bistable counting collector trigger circuit

A wireless hands-free telephone device

VPG Virtual Proving Ground Technology Improves Automotive Design Efficiency: Today, with the popularization of computer information technology, the application of CAD/CAE/CAM/PDM has greatly promoted the progress of automobile RD technology. If CAD is helping engineers create ...; frozenviolet Automotive Electronics

Seeking answers to the problems encountered in SPI communication: 1111 0000 0001，So now I don't know how to solve this problem. My sending and receiving functions are as follows: Enable is B12 void SPI2_Send(uint8_t data){ GPIO_ResetBits(GPIOB, GPIO_Pin_12); SPI2->D...; 你就是瞎胡闹 stm32/stm8

Please help me with the various ground connection methods, urgent: Experts, please help me figure out how to connect the various grounds in the picture. The red line is the connection method I am considering, and the yellow line is my question. I don't know if it is ...; 武帝座一 Analog electronics

TecoCore Co., Ltd. is looking for SSD firmware development talents to join: Due to development needs, Tekism Co., Ltd. ([/size][/font][color=rgb(0, 102, 153)][font=Verdana, Helvetica, Arial, sans-serif][size=14px][url=http://www.tekism.cn/]www.tekism.cn[/url][/size][/font][/c...; pfs8889 Recruitment

Automotive front-end protection circuit: [i=s]This post was last edited by Texas Instruments_Video on 2015-1-20 11:08[/i] [align=left][font=SimSun] Zhang Yang demonstrated an innovative solution, namely the automotive power front-end protect...; 德州仪器_视频 Analogue and Mixed Signal

Does anyone know of an infrared hydrogen sulfide sensor?: We need a point-type infrared hydrogen sulfide sensor, but we can't find one. Does anyone know of one? It would be best if we could find a place that sells it....; ling7648 Sensor

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components