EEWORLDEEWORLDEEWORLD

Part Number

Search

530MB606M000DGR

Description
LVPECL Output Clock Oscillator, 606MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530MB606M000DGR Overview

LVPECL Output Clock Oscillator, 606MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB606M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency606 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Design of CANopen master node
Design of CANopen master node - Based on IXXAT's CANopen Master API for Windows In addition to the basic conditions of CANopen devices, CANopen master nodes must also have the function of NMT Master, ...
阿南 MCU
Selection summary of mainstream Bluetooth BLE MESH module Bluetooth chip IC
1. Introduction Since the launch of the BLE Bluetooth mesh protocol stack, it has been attracting the attention of many developers. However, the application ecosystem is very scarce now, so the source...
火辣西米秀 RF/Wirelessly
3G network test of NXP-EVB-P6UL (I.MX6UL)—by szypf2011
@szypf2011 3G network test of NXP-EVB-P6UL (I.mx6ul) 《I》 3G network test of NXP-EVB-P6UL (I.mx6ul) 2 3G network test of NXP-EVB-P6UL (I.mx6ul) ... This content was created by EEWORLD forum user szypf2...
okhxyyo ARM Technology
【LPC8N04 Review】5.LPC8N04 Antenna Design
[i=s] This post was last edited by Beifang on 2018-6-12 14:14 [/i] 1. The antenna of LPC8N04 is suitable for the NFC Forum Type 2 specification ISO/IEC 14443A. This antenna design is suitable for NXP'...
北方 NXP MCU
Is your phone RF ready for 5G?
[i=s]This post was last edited by alan000345 on 2019-3-29 08:32[/i] [align=left][align=center][/align][/align][align=left][color=rgb(63, 63, 63)][font=-apple-system-font, BlinkMacSystemFont, "][size=1...
alan000345 RF/Wirelessly
CE5.0 large memory support issue
The default in CE is 64M. After setting IMGRAM128=1, there is no problem supporting 128M. However, after setting IMGRAM256=1, I cannot enter the system. So I would like to ask how to add support for 2...
fu2521 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1609  1103  2060  2029  1848  33  23  42  41  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号