EEWORLDEEWORLDEEWORLD

Part Number

Search

531BB834M000DG

Description
LVDS Output Clock Oscillator, 834MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531BB834M000DG Overview

LVDS Output Clock Oscillator, 834MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BB834M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency834 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Concepts and definitions of various indicators in switching power supply design
I. Several indicators describing the influence of input voltage on output voltage[/size][/font][/color][font=宋体][size=12pt] [/size][/font][font=宋体][size=12pt] [/size][/font][font=宋体][color=black][size...
qwqwqw2088 Analogue and Mixed Signal
I want to use TIM+DMA+DAC conversion for stm32F4. Can someone help me find out what is wrong with the program?
[i=s] This post was last edited by shijizai on 2018-7-25 17:31 [/i] I want to use TIM+DMA+DAC conversion for stm32F4. Can someone help me find out what's wrong with the program? The oscilloscope can't...
shijizai stm32/stm8
About ad9901 phase detection
Hello, I am a fresh graduate and I need to use the AD9901 phase detector chip in my graduation project. Can anyone recommend some simulation software or reference materials? Thank you very much....
sherrywills Analog electronics
【Altera SoC Experience Tour】Use nbench to test Altera SoC performance
Author: chenzhufly QQ: 36886052 Hardware Platform: Embest SoC --LarkBoard Software Platform: Development Board-linux-3.10.31 Quartus 14.0 1. What is nbench? nbench is a simple benchmark program for te...
chenzhufly FPGA/CPLD
Regarding the UART1 and UART0 transceiver issues of MSP430F149, I really need your help
[i=s]This post was last edited by q891031520 on 2018-2-2 17:39[/i] I am debugging a program recently. UART0 and UART1 of MSP430F149 are connected to two computers, PC0 and PC1, respectively. When PC1 ...
q891031520 Microcontroller MCU
Beijing large telecommunications company recruits DSP developers
A large communication company in Beijing is recruiting DSP development engineers Work location: Haidian, Beijing Job Responsibilities: 1. Responsible for the verification and implementation of the phy...
bjand Recruitment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 10  29  1485  2366  7  1  30  48  38  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号