EEWORLDEEWORLDEEWORLD

Part Number

Search

531BC84M0000DG

Description
LVDS Output Clock Oscillator, 84MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531BC84M0000DG Overview

LVDS Output Clock Oscillator, 84MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BC84M0000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency84 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Why is the LCD panel not lit?
I input the program according to the book. Except for the header file, which is 44x and mine is 43x, everything else is the same, except that the display board has no response. Also, why is 0 0xEB and...
天天1 Microcontroller MCU
Questions about the voltage stabilizing circuit designed by transistor plus voltage regulator
This is a voltage regulator circuit introduced in a post on our forum, but I don't understand some parts. I hope the teachers can explain it. It says that after the transistor is turned on, the voltag...
小太阳yy Switching Power Supply Study Group
C6XX Optimization Experience Summary
[p=28, null, left][color=rgb(69, 69, 69)]1. Original program: for (i = LO_CHAN; i ch_noise[i ]); Ltmp = L_shl(st->ch_noise[i], norm_shift); norm_shift1 = norm_l(st->ch_enrg[i]); Ltmp3 = L_shl1(st->ch_...
fish001 DSP and ARM Processors
Shandong Province Electronic Design Competition TI Learning Exchange Group 262344127
Shandong Province Electronic Design Competition TI Learning Exchange Group 262344127...
lxd201009140146 Microcontroller MCU
Discussion on the precision of MEINVF32 instruction
The MEINVF32 instruction is an instruction of the CLA module used in the C2000 series, which is independent of the C28 CPU. When the CLA calculates floating-point numbers, its operation instructions a...
dontium Microcontroller MCU
Help with reset circuit abnormality
I use the standard reset circuit provided by this website, with 100k and 100n capacitors, and a 4148 resistor in reverse parallel. Some of the boards I have made now cannot download programs, but the ...
ludongyan Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 411  2827  1388  674  1485  9  57  28  14  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号