MT5C6404C-45L/883C datasheet, PDF

Datasheet> All Categories > storage> storage> MT5C6404C-45L/883C

MT5C6404C-45L/883C: DescriptionStandard SRAM, 16KX4, 45ns, CMOS, CDIP22, 0.300 INCH, CERAMIC, DIP-22; Categorystorage storage; File Size123KB，10 Pages; ManufacturerMicross; Websitehttps://www.micross.com

Download Datasheet Parametric Compare View All

MT5C6404C-45L/883C Overview

Standard SRAM, 16KX4, 45ns, CMOS, CDIP22, 0.300 INCH, CERAMIC, DIP-22

MT5C6404C-45L/883C Parametric

Parameter Name	Attribute value
Parts packaging code	DIP
package instruction	0.300 INCH, CERAMIC, DIP-22
Contacts	22
Reach Compliance Code	compliant
ECCN code	3A001.A.2.C
Maximum access time	45 ns
JESD-30 code	R-CDIP-T22
length	29.337 mm
memory density	65536 bit
Memory IC Type	STANDARD SRAM
memory width	4
Number of functions	1
Number of terminals	22
word count	16384 words
character code	16000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	16KX4
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

SRAM

Austin Semiconductor, Inc.

16K x 4 SRAM

SRAM MEMORY ARRAY

MT5C6404

PIN ASSIGNMENT

(Top View)

22-Pin DIP (C)

(300 MIL)

A10

A11

A12

A13

CE\

Vss

Vcc

DQ4

DQ3

DQ2

DQ1

WE\

AVAILABLE AS MILITARY

SPECIFICATIONS

•

SMD 5962-86859

SMD 5962-89692

MIL-STD-883

FEATURES

• Speeds: 12, 15, 20, 25, 35, 45, 55, and 70ns

• Battery Backup: 2V data retention

• High-performance, low-power CMOS double-metal

process

• Single +5V (+10%) Power Supply

• Easy memory expansion with CE\

• All inputs and outputs are TTL compatible

GENERAL DESCRIPTION

The Austin Semiconductor SRAM family employs

high-speed, low-power CMOS designs using a four-transistor

memory cell. Austin Semiconductor SRAMs are fabricated

using double-layer metal, double-layer polysilicon

technology.

For flexibility in high-speed memory applications, Austin

Semiconductor offers chip enable (CE\) on all organizations.

This enhancement can place the outputs in High-Z for

additional flexibility in system design.

Writing to these devices is accomplished when write

enable (WE\) and CE\ inputs are both LOW. Reading is

accomplished when WE\ remains HIGH and CE\ goes LOW.

The device offers a reduced power standby mode when

disabled. This allows system designs to achieve low standby

power requirements.

All devices operate from a single +5V power supply and

all inputs and outputs are fully TTL compatible.

OPTIONS

• Timing

12ns access

15ns access

20ns access

25ns access

35ns access

45ns access

55ns access

70ns access

• Package(s)

Ceramic DIP (300 mil)

MARKING

-12

-15

-20

-25

-35

-45*

-55*

-70*

No. 105

• Operating Temperature Ranges

Industrial (-40

C to +85

Military (-55 C to +125 C)

• 2V data retention/low power

*Electrical characteristics identical to those provided for the 35ns

access devices.

For more products and information

please visit our web site at

www.austinsemiconductor.com

MT5C6404

Rev. 1.0 9/01

Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.

MT5C6404C-45L/883C Related Products

	MT5C6404C-45L/883C	MT5C6404C-25L/883C	MT5C6404C-20L/883C	MT5C6404C-70L/883C	MT5C6404C-12L/883C	MT5C6404C-35L/883C	MT5C6404C-55L/883C
Description	Standard SRAM, 16KX4, 45ns, CMOS, CDIP22, 0.300 INCH, CERAMIC, DIP-22	Standard SRAM, 16KX4, 25ns, CMOS, CDIP22, 0.300 INCH, CERAMIC, DIP-22	Standard SRAM, 16KX4, 20ns, CMOS, CDIP22, 0.300 INCH, CERAMIC, DIP-22	Standard SRAM, 16KX4, 70ns, CMOS, CDIP22, 0.300 INCH, CERAMIC, DIP-22	Standard SRAM, 16KX4, 12ns, CMOS, CDIP22, 0.300 INCH, CERAMIC, DIP-22	Standard SRAM, 16KX4, 35ns, CMOS, CDIP22, 0.300 INCH, CERAMIC, DIP-22	Standard SRAM, 16KX4, 55ns, CMOS, CDIP22, 0.300 INCH, CERAMIC, DIP-22
Parts packaging code	DIP	DIP	DIP	DIP	DIP	DIP	DIP
package instruction	0.300 INCH, CERAMIC, DIP-22	0.300 INCH, CERAMIC, DIP-22	0.300 INCH, CERAMIC, DIP-22	0.300 INCH, CERAMIC, DIP-22	0.300 INCH, CERAMIC, DIP-22	0.300 INCH, CERAMIC, DIP-22	0.300 INCH, CERAMIC, DIP-22
Contacts	22	22	22	22	22	22	22
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compli	compli
ECCN code	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C
Maximum access time	45 ns	25 ns	20 ns	70 ns	12 ns	35 ns	55 ns
JESD-30 code	R-CDIP-T22	R-CDIP-T22	R-CDIP-T22	R-CDIP-T22	R-CDIP-T22	R-CDIP-T22	R-CDIP-T22
length	29.337 mm	29.337 mm	29.337 mm	29.337 mm	29.337 mm	29.337 mm	29.337 mm
memory density	65536 bit	65536 bit	65536 bit	65536 bit	65536 bit	65536 bi	65536 bi
Memory IC Type	STANDARD SRAM	STANDARD SRAM	STANDARD SRAM	STANDARD SRAM	STANDARD SRAM	STANDARD SRAM	STANDARD SRAM
memory width	4	4	4	4	4	4	4
Number of functions	1	1	1	1	1	1	1
Number of terminals	22	22	22	22	22	22	22
word count	16384 words	16384 words	16384 words	16384 words	16384 words	16384 words	16384 words
character code	16000	16000	16000	16000	16000	16000	16000
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
organize	16KX4	16KX4	16KX4	16KX4	16KX4	16KX4	16KX4
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP	DIP	DIP	DIP	DIP	DIP	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Filter level	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883
Maximum seat height	5.08 mm	5.08 mm	5.08 mm	5.08 mm	5.08 mm	5.08 mm	5.08 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
width	7.62 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm
Maker	-	Micross	Micross	Micross	Micross	Micross	Micross

Recommended Resources

Doorbell circuit that simulates the sound of a canary

Homemade 20W fluorescent lamp dimmer circuit

FCOG6100 thyristor trigger board

Tossing point circuit

Series and parallel combination voltage stabilizing circuit

One of the high input voltage integrated regulated power supply circuits composed of BG602

Cytech’s award-winning live broadcast: Let you learn about ADI’s digital health biosensor series live!: Cytech’s award-winning live broadcast: Let you learn about ADI’s digital health biosensor series live!Click here to enter the live broadcastLive broadcast time: October 25, 2022 (Tuesday) 10:00-11:30 ...; EEWORLD社区 Energy Infrastructure?

AM335x and FPGA communication: I recently developed a project to use AM335x to communicate with FPGA. I have debugged it successfully. But I have some questions. I use cs1 to control chip select, but I don't set the base address an...; little_rabbit DSP and ARM Processors

Evaluation Weekly Report 20220406: Germany's PHYTEC's i.MX 8M+ AI board and RTT Renesas high-performance CPK-RA6M4 are here: This week's review highlights: (1) Newly launched - phyBOARD-i.MX 8M Plus development board from PHYTEC of Germany - RTTRenesas high performance CPK-RA6M4 development board, task-based evaluation(2) A...; EEWORLD社区 Special Edition for Assessment Centres

LC Oscillator Circuit: LC Oscillator Circuit...; fish001 Analogue and Mixed Signal

SPLL a few questions, help: I am working on a software phase-locked loop for a three-phase power grid (see attached picture), and I have come across some problems. 1) When the input voltage is very low, such as 0.1pu, the SPLL c...; kata Microcontroller MCU

Hot Wheels Touchpad Quick Start Guide~: I received the touchpad, it is very delicate, and the board comes with a manual:Let me tell some lazy people how to use this board quickly, experts can skip it. First, solder the two rows of pins on t...; wisology Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components